Analog Devices Inc. AD9032TD
- Part No.:
- AD9032TD
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 40-CDIP (0.900", 22.86mm)
- Datasheet:
-
AD9032TD.pdf
- Description:
- 12-BIT FLASH ADC
- Quantity:
- Payment:

- Shipping:

Inventory:1,089
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD9032TD from Analog Devices is a 12-bit, 25.6 MSPS ECL-compatible analog-to-digital converter (ADC) with on-board track-and-hold, voltage references, and timing circuits. It operates over –55°C to +125°C, features 74 dB spurious-free dynamic range at 12 MHz input, ±1.024 V bipolar analog input range, and 3.8 W typical power dissipation in a 40-pin ceramic DIP (DH-40A) package - designed for radar and signal intelligence systems requiring high-speed, high-accuracy digitization under extreme environmental conditions.
For engineers reviewing the AD9032TD datasheet, AD9032TD pinout, AD9032TD application, or AD9032TD equivalent, this page delivers verified technical context, military-grade thermal and dynamic specifications, ECL interface timing constraints, and real-world design implications for high-frequency sampling in defense and aerospace electronics.
Technical Context
The AD9032TD implements a digitally corrected subranging architecture with monolithic track-and-hold (AD9101), 5-bit flash ADC, 14-bit on-chip DAC, summation amplifier with clamping, and 8-bit residue ADC. Its internal error correction logic combines outputs to deliver 12-bit accuracy without external calibration.
It uses differential ECL encode inputs (–1.5 V / –1.1 V logic levels), produces 2's complement ECL digital outputs (D0–D11), and requires only +5 V and –5.2 V supplies. Aperture uncertainty is 4–8 ps rms, data ready delay is 3.5–10.5 ns, and analog bandwidth reaches 150–220 MHz - enabling accurate sampling of fast-rising RF and pulsed signals.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit - guarantees minimum quantization step of 0.05% FS for precision amplitude measurement. |
| Sample Rate | 25.6 MSPS - supports Nyquist-limited baseband capture up to 12.8 MHz or undersampling of IF signals in radar receivers. |
| Analog Input Range | ±1.024 V - factory-trimmed for compatibility with AD9034 reference chain and enables direct interfacing with standard DACs and op-amps. |
| SFDR | 74 dB at 12 MHz AIN - ensures detection of weak signals buried within strong interferers in spectrum analyzers and SIGINT systems. |
| Power Dissipation | 3.8 W typical - dictates thermal management requirements including heat sink (Thermalloy #6087B) and ≥500 LFPM airflow for sustained operation at +125°C case temperature. |
| Operating Temperature | –55°C to +125°C - qualified for military-grade deployment in airborne, missile, and ground vehicle electronics without derating. |
| Aperture Jitter | 4–8 ps rms - limits SNR degradation to ≤64 dB at 12.1 MHz input, critical for coherent pulse-Doppler processing. |
Pinout & Package
AD9032TD is housed in a 40-pin ceramic dual-in-line package (DH-40A), bottom-brazed, with 0.100" lead pitch and pin 1 identifier. The package provides hermetic sealing and thermal resistance (θCA = 13°C/W in still air) suitable for extended-temperature military applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2 | GAIN ADJUST / OFFSET ADJUST | Vernier trim points - 20 kΩ input impedance; offset sensitivity 195 mV/V, gain sensitivity 120 mV/V; typically left open for full-spec performance. |
| 3, 5, 6, 14, 21, 22, 35, 40 | GROUND | Low-impedance analog/digital return - must be tied together and connected to solid ground plane near device to minimize noise coupling. |
| 4 | ANALOG INPUT | ±1.024 V bipolar input with 100 Ω resistance and 7 pF capacitance - requires impedance-matched layout and isolation from digital traces. |
| 10 | OVERFLOW | ECL output asserted high when input exceeds +FS - used for clipping detection and automatic gain control feedback loops. |
| 11 | DATA READY | ECL signal with 3.5–10.5 ns delay after encode edge - provides synchronous latch timing for external ECL registers. |
| 12, 17, 20, 38 | –VS | –5.2 V supply rail - 610–672 mA draw; requires local 0.1 µF ceramic + 10 µF tantalum decoupling per pin. |
| 13, 39 | +VS | +5.0 V supply rail - 133–160 mA draw; shares same decoupling strategy as –VS to suppress PSRR-induced offset drift. |
| 18, 19 | ENCODE / ENCODE | Differential ECL clock inputs - sampling occurs on rising edge; no internal termination; must be driven differentially with <5 ps skew. |
| 23–34 | D0–D11 | 12-bit 2's complement ECL outputs - terminated externally with 510 Ω to –5.2 V; bit-to-bit skew ≤2 ns ensures clean parallel data capture. |
Key Features
| Feature | Design Value |
|---|---|
| On-board track-and-hold | Monolithic AD9101 T/H enables <12 ns transient response and <27 ns overvoltage recovery - eliminates need for external sampling circuitry in wideband systems. |
| Digital error correction | Combines 5-bit coarse and 8-bit fine conversion with DAC-based residue amplification - achieves guaranteed no missing codes and ≤1.0 LSB INL over full temperature range. |
| Integrated voltage references | Factory-trimmed internal references support ±1.024 V input range without external components - reduces BOM count and layout sensitivity in SWaP-constrained platforms. |
| ECL-compatible I/O | Direct interface with ECL logic families (e.g., 10K series) eliminates level-shifting - simplifies timing closure and preserves jitter margin in high-speed backplanes. |
| Military temperature qualification | 100% production tested at –55°C and +125°C extremes - ensures reliability in missile guidance, EW pods, and space-qualified telemetry systems. |
Applications
| Radar Pulse Digitization | Signal Intelligence (SIGINT) |
|---|---|
Use Scenario: Capturing short-duration, high-amplitude RF pulses from airborne or ground-based radar transceivers operating at L- to X-band. IC Role / Device Role / Timing Role: Primary high-speed ADC front-end - samples IF or baseband pulses at 25.6 MSPS with <8 ps aperture jitter to preserve phase coherence for Doppler analysis. Use Value: 74 dB SFDR at 12 MHz enables detection of low-RCS targets amid strong clutter and jamming signals without dynamic range compression. | Use Scenario: Real-time monitoring and classification of unknown communication waveforms across HF/VHF/UHF bands in electronic warfare platforms. IC Role / Device Role / Timing Role: Wideband digitizer in channelized receiver front-end - acquires 12-bit snapshots synchronized to ECL timing master for FFT-based spectral analysis. Use Value: 150–220 MHz analog bandwidth supports instantaneous bandwidth capture of frequency-hopping signals without aliasing artifacts. |
| Digital Spectrum Analyzer | Electro-Optic Sensor Interface |
Use Scenario: High-resolution spectral monitoring in lab-grade or field-deployable analyzers requiring >70 dB SFDR and low harmonic distortion. IC Role / Device Role / Timing Role: Core ADC in swept-tuned or real-time FFT engine - converts analog IF output from mixer chain into 12-bit digital stream for FPGA-based processing. Use Value: 64 dB SNR at 12.1 MHz and –74 dBc 2nd harmonic distortion ensure accurate amplitude and phase measurement of adjacent-channel interferers. | Use Scenario: Digitizing analog video or laser return signals from infrared imaging sensors or LIDAR rangefinders in harsh environmental enclosures. IC Role / Device Role / Timing Role: Precision digitizer for analog outputs of cooled InSb or HgCdTe focal plane arrays - operates reliably at –55°C ambient during cold-soak testing. Use Value: Guaranteed 12-bit linearity and no missing codes over –55°C to +125°C enable consistent radiometric calibration across mission temperature profiles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9032TZ | Same architecture and specs, but in Z-40 ceramic leaded flatpack package - smaller footprint, higher thermal resistance (θCA = 15°C/W), unformed leads require post-assembly forming. | Preferred where board space is constrained and airflow is limited; less suitable for conduction-cooled modules due to higher junction rise. | Select AD9032TZ only when DH-40A footprint is unavailable and thermal budget allows 10–15°C higher case temperature at same power. |
| AD9034 | Pin-compatible sibling rated for 20 MSPS max sample rate; identical DC accuracy, SFDR, and temperature range; lower power (3.2 W typ) and relaxed aperture jitter (6–10 ps). | Better suited for cost-sensitive or lower-power SIGINT recorders where 25.6 MSPS is not required; retains same evaluation board (AD9034/PCB) compatibility. | Choose AD9034 when system sampling requirement is ≤20 MSPS - reduces thermal load and simplifies power delivery while maintaining identical analog interface and layout. |
Compared with AD9032TZ, the AD9032TD offers superior thermal performance in conduction-cooled chassis via its DH-40A package; compared with AD9034, it delivers 28% higher sample rate at the cost of +0.6 W power and tighter jitter tolerance - making AD9032TD the sole choice for pulse-Doppler radar digitization demanding 25.6 MSPS with military temperature compliance.
Availability
AD9032TD is available at Aetrix Electronics and suitable for radar pulse capture, signal intelligence receivers, digital spectrum analyzers, and electro-optic sensor interfaces requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for AD9032TD includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with design centers and manufacturing facilities worldwide.
The AD9032 product line was developed specifically for defense and aerospace applications requiring ultra-high-speed, high-accuracy digitization under extreme environmental stress - emphasizing military temperature qualification, ECL interoperability, and guaranteed dynamic performance without external calibration.
FAQ
What is the maximum analog input frequency supported by the AD9032TD before aliasing occurs?
The AD9032TD supports analog input frequencies up to 220 MHz (typical analog bandwidth), but aliasing is governed by the Nyquist–Shannon sampling theorem: signals above half the 25.6 MSPS sample rate (i.e., >12.8 MHz) will alias unless band-limited by an external anti-alias filter. Its 150–220 MHz analog bandwidth enables faithful capture of wide IF signals for undersampling architectures - a key capability in radar and SIGINT front-ends where the AD9032TD is commonly deployed.
Does the AD9032TD require external voltage references or clock conditioning circuits?
No, the AD9032TD integrates on-board voltage references and timing circuits, eliminating the need for external references. However, its differential ECL encode inputs require low-jitter clock conditioning: a fast comparator like the AD96685 is recommended to convert single-ended sources, and the encode source must be placed and terminated as close to the AD9032TD as possible to maintain <8 ps aperture uncertainty - a critical design constraint confirmed in the AD9032TD datasheet.
How does the AD9032TD handle overvoltage events on the analog input?
The AD9032TD features robust overvoltage recovery with a specified 25–37 ns recovery time to 12-bit accuracy after a 150% full-scale overvoltage event. This behavior is enabled by its custom summation amplifier with clamping circuits that prevent saturation while preserving fast settling - ensuring minimal disruption to continuous sampling in radar pulse environments where transient overloads are common. The overflow pin (Pin 10) asserts high during such events, providing hardware-level fault indication usable for AGC or protection logic.
Can the AD9032TD be used with modern FPGA-based digital receivers without level-shifting?
Yes - the AD9032TD's ECL-compatible digital outputs (D0–D11 and DATA READY) interface directly with FPGAs equipped with ECL or LVDS I/O banks (e.g., Xilinx Virtex-7 or Intel Stratix 10 with programmable differential standards). No level-shifting is needed if the FPGA bank is configured for –1.3 V termination (510 Ω to –5.2 V), matching the AD9032TD's output swing. This direct interface preserves timing margins and avoids added jitter or propagation delay that would degrade the AD9032TD's 25.6 MSPS performance.
Is there an evaluation board available for the AD9032TD, and what does it include?
Yes - the AD9034/PCB evaluation board is fully compatible with the AD9032TD due to pin-for-pin equivalence. It includes a reconstruction DAC, analog input amplifier (optimized for AD9032TD's ±1.024 V range), and digital output interface with ECL termination. The board measures 7.25" × 6" and provides prototyping areas near analog input and digital outputs (100-mil through-holes) for adding signal conditioning or processing stages - enabling rapid validation of AD9032TD performance prior to custom PCB design.
AD9032TD Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- AD9032
- Package/Case:
- 40-CDIP (0.900", 22.86mm)
- Packaging:
- Bulk
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 25.6M
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- -
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- Flash
- Reference Type:
- Internal
- Voltage - Supply, Analog:
- -4.94V ~ -5.45V, 4.75V ~ 5.25V
- Voltage - Supply, Digital:
- -4.94V ~ -5.45V, 4.75V ~ 5.25V
- Features:
- -
- Operating Temperature:
- -55°C ~ 125°C
- Supplier Device Package:
- 40-CDIP
- Mounting Type:
- Through Hole
- Grade:
- -
- Qualification:
- -
AD9032TD FAQ
1.How can I place an order for AD9032TD through Aetrix?
Please submit a Request for Quotation (RFQ) for AD9032TD on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD9032TD reliable?
The price and inventory of AD9032TD are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD9032TD is usually 5 days.
3.What payment methods are accepted for AD9032TD?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD9032TD transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD9032TD?
AD9032TD orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD9032TD order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD9032TD?
For technical support, including AD9032TD datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD9032TD requirements.
6.How does Aetrix verify that AD9032TD is sourced from the original manufacturer or authorized distributors?
All AD9032TD products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD9032TD meets industry standards.
7.What is the process for return or replacement of AD9032TD?
All AD9032TD units undergo pre-shipment inspection (PSI). If there is an issue with AD9032TD, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD9032TD part is unused and in its original packaging.
Return procedure for AD9032TD:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD9032TD Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

