Analog Devices Inc. AD9057BRSZ-80
- Part No.:
- AD9057BRSZ-80
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 20-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
AD9057BRSZ-80.pdf
- Description:
- IC ADC 8BIT PIPELINED 20SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:219
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD9057BRSZ-80 from Analog Devices is an 8-bit, 80 MSPS monolithic analog-to-digital converter with 120 MHz full-power analog bandwidth, internal 2.5 V reference, and track-and-hold circuitry. It operates from a single 5 V analog supply and supports 3 V or 5 V digital I/O, delivering 41.5 dB SINAD at 76 MHz input while consuming 220 mW typical power. It is used in direct IF sampling receivers and RGB video digitizers where high-speed, low-power conversion is required.
For engineers reviewing the AD9057BRSZ-80 datasheet, AD9057BRSZ-80 pinout, AD9057BRSZ-80 application, or AD9057BRSZ-80 equivalent, key selection criteria include guaranteed 80 MSPS conversion rate, ±0.75 LSB differential nonlinearity at 25°C, 5 ps rms aperture jitter, 1 Vp-p analog input range centered at 2.5 V, and operation across –40°C to +85°C industrial temperature range.
Technical Context
The AD9057BRSZ-80 implements a MagAmp/Flash hybrid architecture with three-stage pipelining, enabling 80 MSPS sustained throughput and deterministic 3-clock-cycle output latency. Its track-and-hold holds the analog input on the rising edge of ENCODE, and conversion uses offset binary coding referenced to an internal or external 2.5 V source.
It features TTL/CMOS-compatible ENCODE and PWRDN inputs, high-impedance digital outputs in power-down mode (<10 mW), and independent VD (5 V) and VDD (3 V or 5 V) supplies to isolate analog and digital noise domains. The BIAS OUT pin provides a 1 kΩ path to VREF IN for AC-coupled input biasing without external components.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 8-bit - delivers 256 discrete digital levels per sample |
| Max Conversion Rate | 80 MSPS - supports real-time digitization of signals up to 40 MHz Nyquist bandwidth |
| Analog Bandwidth | 120 MHz - enables accurate capture of fast transients and IF signals without front-end filtering |
| SINAD @ 76 MHz | 43.5 dB - defines usable dynamic range for high-frequency communication signals |
| Aperture Jitter | 5 ps rms - limits sampling time uncertainty, critical for SNR above 10 MHz input |
| Power Dissipation | 220 mW typical - balances speed and thermal load in space-constrained PCB layouts |
| DNL / INL | ±0.75 LSB (25°C) - ensures monotonicity and absence of missing codes in precision measurement |
| Input Range | 1 Vp-p, centered at 2.5 V - simplifies interface with op-amp drivers and DC-biased sources |
Pinout & Package
The AD9057BRSZ-80 is housed in a 20-lead shrink small outline package (SSOP, RS-20), 7.8 mm × 5.3 mm body size, 0.65 mm lead pitch, JEDEC MO-150AE compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PWRDN (Pin 1) | Power-down control input | Logic high disables conversion and drives D7–D0 to high-impedance; <200 ns activation delay |
| VREF OUT (Pin 2) | Internal bandgap reference output | 2.5 V ±10% source for biasing or external reference; requires 0.1 µF decoupling to GND |
| VREF IN (Pin 3) | ADC reference input | Accepts internal VREF OUT or external 2.5 V ±10%; sets full-scale range and offset |
| GND (Pins 4, 9, 16) | Analog/digital ground | Common return for analog signal path, reference, and digital outputs; star grounding recommended |
| VD (Pins 5, 8) | Analog power supply | +5 V ±5% supply for analog core and T/H; separate from digital VDD to reduce noise coupling |
| BIAS OUT (Pin 6) | Internal bias resistor tap | Provides 1 kΩ path from VREF IN to AIN for AC-coupled input bias without external components |
| AIN (Pin 7) | Analog input | Single-ended, 150 kΩ input impedance, 2 pF capacitance; accepts 1 Vp-p centered at 2.5 V |
| ENCODE (Pin 10) | Sampling clock input | TTL/CMOS-compatible; rising-edge triggered; min pulsewidth 5.5 ns at 80 MSPS |
| D7–D0 (Pins 11–14, 17–20) | Digital output data bus | Offset binary format; driven at VDD level (3 V or 5 V); high-impedance when PWRDN = high |
| VDD (Pin 15) | Digital output supply | Independent 3 V or 5 V supply for output buffers; isolates digital switching noise from analog section |
Key Features
| Feature | Design Value |
|---|---|
| On-chip 2.5 V reference | Eliminates external reference IC and trimming, reducing BOM count and layout area by ~3 components |
| Integrated track-and-hold | Removes need for external T/H amplifier, enabling compact IF sampling front ends with <120 MHz BW |
| 5 V analog / 3 V digital I/O | Allows direct interfacing with low-voltage FPGAs or ASICs while maintaining analog performance integrity |
| Power-down mode (<10 mW) | Enables dynamic power gating in burst-mode systems such as TDMA receivers or portable test equipment |
| Industrial temperature range | Guaranteed operation from –40°C to +85°C supports deployment in base stations, medical imaging, and factory automation |
Applications
| QAM Demodulator Receiver | RGB Video Digitizer |
|---|---|
Use Scenario: Direct IF sampling of 36–44 MHz QAM signals in cable modem receivers, replacing analog mixer and filter stages. IC Role / Device Role / Timing Role: ADC sampling at 80 MSPS captures complex I/Q baseband after quadrature downconversion; aperture jitter ≤5 ps preserves EVM. Use Value: Enables simplified RF front end with 120 MHz analog bandwidth, reducing component count and board area by >30% versus dual-conversion architectures. | Use Scenario: Digitizing 60 MHz pixel clocks in computer graphics pipelines for real-time RGB capture and display processing. IC Role / Device Role / Timing Role: Synchronized sampling of red, green, and blue analog video lines using pixel clock as ENCODE source; 3-cycle pipeline latency ensures frame alignment. Use Value: Delivers 41.5 dB SINAD at 76 MHz input, supporting >8-bit color fidelity and sub-1% differential gain/phase error for broadcast-quality video. |
| Digital Storage Read Channel | Ultrasound Imaging Front End |
Use Scenario: Reading high-density magnetic tape or optical disc waveforms with wide dynamic range and low harmonic distortion. IC Role / Device Role / Timing Role: High-speed digitization of PRML (Partial Response Maximum Likelihood) readback signals; DNL ≤ ±0.75 LSB prevents bit-error propagation. Use Value: 45 dB SNR at 10.3 MHz and –54 dBc third-harmonic distortion ensure reliable detection of weak transitions in noisy storage channels. | Use Scenario: Capturing 5–15 MHz echo return signals in portable ultrasound machines with battery-powered constraints. IC Role / Device Role / Timing Role: Low-power ADC in receive beamformer; 220 mW typical dissipation allows thermal management in handheld enclosures. Use Value: Internal 2.5 V reference and T/H eliminate external support components, reducing system size and improving channel matching across multi-element arrays. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit, high-speed ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9057BRSZ-60 | 60 MSPS max rate; identical pinout, package, and feature set; lower power (205 mW typ) | Suitable for 30–40 MHz IF or video applications where 80 MSPS headroom is unnecessary | Select when system encode clock is ≤60 MHz and thermal budget is tighter |
| ADS820U | 8-bit, 80 MSPS, but requires external reference and separate analog/digital supplies; no integrated T/H | Used in legacy test equipment where reference flexibility outweighs integration benefits | Choose only if external reference calibration or higher PSRR (>50 dB) is mandatory |
Compared with AD9057BRSZ-60 and ADS820U, the AD9057BRSZ-80 uniquely combines 80 MSPS speed, on-chip reference, integrated T/H, and SSOP packaging-enabling drop-in replacement in IF-sampling designs without layout changes or bill-of-material adjustments.
Availability
AD9057BRSZ-80 is available at Aetrix Electronics and suitable for digital communications infrastructure, RGB video digitization, and medical ultrasound requiring stable component supply over extended production lifecycles.
Supply support for AD9057BRSZ-80 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD9057 product line delivers cost-optimized, low-power, monolithic ADCs for high-speed digitization in communications, video, and instrumentation-designed to replace multichip solutions with single-package integration.
FAQ
What is the guaranteed maximum conversion rate for AD9057BRSZ-80?
The AD9057BRSZ-80 is fully specified and production-tested to operate at 80 MSPS across the industrial temperature range (–40°C to +85°C). This maximum rate is confirmed in the Ordering Guide and Electrical Specifications table under "Maximum Conversion Rate" with "Full" temperature condition and "VI" test level, meaning it is guaranteed by design and characterization testing.
Does AD9057BRSZ-80 require an external reference voltage?
No, the AD9057BRSZ-80 includes an internal 2.5 V bandgap reference (VREF OUT) that can be directly connected to VREF IN for standard operation. An external reference is optional and used only when tighter accuracy, improved temperature stability, or programmable gain adjustment (±10%) is required. The internal reference is sufficient for most QAM demodulator and video digitizer applications.
What digital logic levels does AD9057BRSZ-80 support on its outputs?
The AD9057BRSZ-80 supports both 3 V and 5 V CMOS logic levels on its D7–D0 outputs, controlled by the voltage applied to the VDD pin. When VDD = 3 V, logic high is ≥2.95 V; when VDD = 5 V, logic high is ≥4.95 V. Inputs (ENCODE, PWRDN) are TTL/CMOS compatible with 1.5 V threshold, ensuring interoperability with diverse controller families.
How does power-down mode affect the digital outputs of AD9057BRSZ-80?
In power-down mode (PWRDN = logic high), the AD9057BRSZ-80 disables its analog core and digital output buffers, driving D7–D0 into a high-impedance state within 200 ns. Total power dissipation drops to <10 mW. The internal 2.5 V reference remains active to minimize wake-up latency; valid output data resumes three encode cycles after PWRDN returns low.
What package type and footprint does AD9057BRSZ-80 use?
The AD9057BRSZ-80 uses a 20-lead shrink small outline package (SSOP), designated RS-20 per Analog Devices' ordering guide. Its dimensions are 7.8 mm × 5.3 mm body size with 0.65 mm lead pitch, JEDEC MO-150AE compliant. This package is pin-compatible with other AD9057 variants (e.g., AD9057BRSZ-40 and AD9057BRSZ-60), enabling speed-grade interchangeability on the same PCB.
AD9057BRSZ-80 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 20-SSOP (0.209", 5.30mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 8
- Sampling Rate (Per Second):
- 80M
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- Pipelined
- Reference Type:
- Internal
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 20-SSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD9057BRSZ-80 FAQ
1.How can I place an order for AD9057BRSZ-80 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD9057BRSZ-80 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD9057BRSZ-80 reliable?
The price and inventory of AD9057BRSZ-80 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD9057BRSZ-80 is usually 5 days.
3.What payment methods are accepted for AD9057BRSZ-80?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD9057BRSZ-80 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD9057BRSZ-80?
AD9057BRSZ-80 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD9057BRSZ-80 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD9057BRSZ-80?
For technical support, including AD9057BRSZ-80 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD9057BRSZ-80 requirements.
6.How does Aetrix verify that AD9057BRSZ-80 is sourced from the original manufacturer or authorized distributors?
All AD9057BRSZ-80 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD9057BRSZ-80 meets industry standards.
7.What is the process for return or replacement of AD9057BRSZ-80?
All AD9057BRSZ-80 units undergo pre-shipment inspection (PSI). If there is an issue with AD9057BRSZ-80, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD9057BRSZ-80 part is unused and in its original packaging.
Return procedure for AD9057BRSZ-80:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD9057BRSZ-80 Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

