Analog Devices Inc. AD9066AR
- Part No.:
- AD9066AR
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 28-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
AD9066AR.pdf
- Description:
- ADC, 6-BIT, 2 CHANNEL
- Quantity:
- Payment:

- Shipping:

Inventory:2,075
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD9066AR from Analog Devices is a dual 6-bit, 60 MSPS monolithic analog-to-digital converter optimized for I/Q demodulation in satellite receivers. It features matched channel pair architecture, on-chip voltage reference, single +5 V supply operation, and CMOS-compatible digital outputs. Used in direct broadcast satellite (DBS) receivers digitizing QPSK-demodulated in-phase and quadrature baseband signals.
For engineers reviewing the AD9066AR datasheet, AD9066AR pinout, AD9066AR application, or AD9066AR equivalent, key selection considerations include industrial temperature range (–40°C to +85°C), 500 mV full-scale input range, 5.7-bit ENOB at 15.5 MHz, aperture jitter of 10 ps rms, and SOIC-28 package compatibility with ac-coupled signal chains.
Technical Context
The AD9066AR employs an interpolated flash ADC architecture using 32 comparator preamplifiers to generate 64 quantization levels, minimizing input capacitance (15 pF max) while maintaining matching between its two independent 6-bit channels. Its internal resistor ladder reference (VT–VB) establishes a nominally 500 mV full-scale range, self-biased to midscale for AC-coupled inputs.
Digital outputs are latched with three-stage pipelining, featuring 11 ns typical propagation delay (tPD) and 4 ns valid-to-valid timing (tV), synchronized to a TTL-compatible 1.4 V threshold ENCODE input. The device supports simultaneous sampling of I and Q analog signals (INA/INB) with guaranteed monotonicity and <±0.5 LSB differential linearity across the industrial temperature range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 6-bit per channel; delivers 64 discrete output codes with offset binary coding. |
| Max Conversion Rate | 60 MSPS; supports real-time digitization of broadband QPSK baseband signals up to Nyquist-limited bandwidth. |
| Full-Scale Input Range | 450–530 mV; enables direct interface with 500 mVpp IF outputs from satellite tuner stages without external scaling. |
| Effective Number of Bits | 5.2–5.7 bits at +25°C; defines usable dynamic range for SNR-sensitive QAM/QPSK symbol recovery. |
| Aperture Uncertainty | 10 ps rms; limits sampling-time jitter-induced noise floor degradation in high-frequency IF digitization. |
| Power Dissipation | 400–600 mW at +5 V; enables low-cost thermal design in compact DBS receiver modules. |
| Supply Voltage | +4.75 V to +5.25 V; tolerates standard ±5% regulated rail without external regulation. |
| Crosstalk Rejection | 40–50 dBc; ensures isolation between INA and INB channels during simultaneous I/Q sampling. |
Pinout & Package
The AD9066AR is housed in a 28-lead SOIC (R-28) package with gull-wing leads, 0.050" pitch, and JEDEC MS-012AC dimensions (0.7125" × 0.2992"). Thermal resistance θJA = 45°C/W enables operation at full rated power in industrial ambient conditions without forced airflow.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| ENCODE (Pin 1) | Sampling clock input | TTL-compatible (1.4 V threshold); rising-edge triggered; requires ≥7 ns pulse width for stable 60 MSPS operation. |
| INA (Pin 6), INB (Pin 11) | Analog input terminals | High-impedance (≥22 kΩ DC), 100 MHz bandwidth inputs optimized for ac-coupled 500 mVpp I/Q signals. |
| REF A (Pin 10), REF B (Pin 12) | Midpoint reference taps | Provide midscale bias voltage to external amplifiers in dc-coupled configurations; bypass to GND required. |
| VT (Pin 9), VB (Pin 13) | Reference ladder endpoints | Enable full-scale range adjustment (e.g., 705 mV or 1.6 V) by externally forcing VT/VB voltages; bypass to GND required. |
| D0A–D5A (Pins 23–28, 15–16), D0B–D5B (Pins 14–19) | Digital outputs | CMOS-compatible, 3.8 V VOH / 0.4 V VOL at 1 mA; offset binary format; latched with pipeline delays. |
| +VS (Pins 2, 5, 8, 21) | Power supply | Single +5 V rail powers analog core, digital logic, and output drivers; requires local 0.1 µF ceramic bypassing. |
| GND (Pins 3, 4, 7, 15, 22) | Ground reference | Multiple dedicated ground pins minimize switching noise coupling between analog and digital sections. |
Key Features
| Feature | Design Value |
|---|---|
| Dual matched ADCs on single die | Guarantees <±16 mV gain matching between INA and INB channels-critical for accurate I/Q vector reconstruction. |
| On-chip voltage reference ladder | Eliminates need for external precision references; provides self-biasing to midscale for ac-coupled inputs without active circuitry. |
| Interpolated flash architecture | Reduces comparator count by 50% vs. full-flash design, lowering input capacitance to ≤15 pF and improving high-frequency linearity. |
| Industrial temperature grade | Rated for –40°C to +85°C operation with full performance specification-enables deployment in outdoor satellite receiver enclosures. |
| CMOS-compatible digital interface | Direct connection to FPGA or DSP without level-shifting; 60 MSPS data rate aligns with ADSP-2171/21062 serial port timing. |
Applications
| Direct Broadcast Satellite (DBS) Receivers | QAM Demodulators |
|---|---|
|
Use Scenario: Digitizing baseband I/Q outputs from satellite tuner ICs after QPSK demodulation in consumer DBS set-top boxes. IC Role / Device Role / Timing Role: Dual-channel ADC capturing synchronized in-phase and quadrature components at 60 MSPS for downstream DSP symbol decoding. Use Value: On-chip reference and self-biasing eliminate external op-amps and precision resistors, reducing BOM cost and PCB area by >30% versus discrete solutions. |
Use Scenario: Converting analog I/Q waveforms from cable modem front-ends using 64-QAM or 256-QAM modulation schemes. IC Role / Device Role / Timing Role: Simultaneous sampling of two 500 mVpp analog paths with matched gain/phase response to preserve constellation integrity. Use Value: 40–50 dBc crosstalk rejection prevents inter-channel interference that would distort QAM symbol spacing and increase BER. |
| Wireless LAN Baseband | VSAT Receivers |
|
Use Scenario: Digitizing intermediate frequency (IF) signals in 802.11a/g WLAN access point radios operating at 5 GHz band. IC Role / Device Role / Timing Role: High-speed ADC front-end for zero-IF or low-IF receiver architectures requiring precise I/Q balance at 20+ MSPS rates. Use Value: 10 ps rms aperture jitter maintains EVM <3% at 20 MHz channel bandwidth-meeting IEEE 802.11a spectral mask requirements. |
Use Scenario: Signal acquisition in Very Small Aperture Terminal (VSAT) earth station receivers processing Ku-band satellite downlinks. IC Role / Device Role / Timing Role: Dual ADC handling L-band IF outputs from low-noise block downconverters (LNBs) under wide ambient temperature swings. Use Value: Industrial temperature rating (–40°C to +85°C) and 110–130 mV/V PSRR ensure stable full-scale range across uncontrolled outdoor cabinet environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9066JR | Commercial temperature range (0°C to +70°C); identical electrical specs and pinout. | Limited to indoor, climate-controlled equipment; unsuitable for outdoor satellite hardware. | Select AD9066JR only for cost-sensitive consumer electronics where ambient temperature remains within 0–70°C. |
| AD9200AR | 10-bit resolution, 20 MSPS max, no integrated reference; requires external REF and bias circuitry. | Higher resolution but lower speed; demands additional support components and layout complexity. | Choose AD9200AR when ENOB >6 bits is mandatory and 60 MSPS is not required-e.g., narrowband telemetry receivers. |
Compared with AD9066JR, the AD9066AR adds industrial temperature qualification without sacrificing speed or integration; compared with AD9200AR, it trades resolution for higher sample rate and eliminates external reference design effort-making it optimal for cost-constrained, high-volume DBS digitizers.
Availability
AD9066AR is available at Aetrix Electronics and suitable for direct broadcast satellite receivers, QAM demodulators, wireless LAN baseband processors, and VSAT terminal designs requiring stable component supply across extended temperature ranges and multi-year production cycles.
Supply support for AD9066AR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD9066AR belongs to Analog Devices' high-speed data converter product line, designed specifically for cost-sensitive communications infrastructure requiring integrated, matched dual-channel ADCs with minimal external components.
FAQ
What is the operating temperature range specified for the AD9066AR?
AD9066AR is rated for continuous operation from –40°C to +85°C, meeting industrial-grade environmental requirements. This specification is validated across all electrical parameters in the datasheet's AD9066AR/ARS column, including full-scale input range, ENOB, and power supply current. The AD9066AR's thermal impedance (θJA = 45°C/W) ensures reliable performance within this range when mounted on standard FR-4 PCBs with recommended copper pour and bypassing.
Does the AD9066AR require an external voltage reference?
No, the AD9066AR does not require an external voltage reference. It integrates a precision resistor ladder with VT and VB terminals and internal midpoint taps (REF A/REF B) to establish a nominal 500 mV full-scale input range. The on-chip reference enables self-biasing for ac-coupled inputs and supports dc-coupled configurations via external feedback-eliminating the need for external reference ICs or trimming networks in most DBS and VSAT applications.
What package type is used for the AD9066AR?
The AD9066AR is supplied in a 28-lead SOIC (Small Outline Integrated Circuit) package designated R-28 per Analog Devices' ordering guide. Its mechanical outline conforms to JEDEC MS-012AC standards: 0.7125" × 0.2992", 0.050" lead pitch, gull-wing leads. This package is distinct from the SSOP variant (AD9066ARS, RS-28) and shares pin compatibility with AD9066JR but differs thermally (θJA = 45°C/W vs. 78.58°C/W for SSOP).
How is the AD9066AR optimized for I/Q demodulation applications?
The AD9066AR is optimized for I/Q demodulation through matched dual-channel architecture (gain matching ≤±16 mV), simultaneous sampling via shared ENCODE, and crosstalk rejection ≥40 dBc. Its 60 MSPS rate supports Nyquist sampling of QPSK/QAM baseband signals up to 30 MHz, while the on-chip reference ensures consistent midscale alignment between I and Q paths-preserving vector accuracy critical for constellation fidelity in DBS and VSAT systems.
What is the maximum analog input bandwidth supported by the AD9066AR?
The AD9066AR supports an analog input bandwidth of 100 MHz (3 dB point), as specified in the Electrical Characteristics table under "Input Bandwidth (3 dB)" for +25°C testing conditions. This bandwidth enables faithful digitization of IF signals up to ~90 MHz before aliasing occurs, making it suitable for low-IF and zero-IF receiver architectures in satellite and wireless applications where baseband or L-band IF signals must be captured with minimal phase distortion.
AD9066AR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- AD9066
- Package/Case:
- 28-SOIC (0.295", 7.50mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Number of Bits:
- 6
- Sampling Rate (Per Second):
- 60M
- Number of Inputs:
- 2
- Input Type:
- -
- Data Interface:
- -
- Configuration:
- ADC
- Ratio - S/H:ADC:
- 0:2
- Number of A/D Converters:
- 2
- Architecture:
- Flash
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 3.7V ~ 4.2V
- Voltage - Supply, Digital:
- 4.75V ~ 5.25V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 28-SOIC
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD9066AR FAQ
1.How can I place an order for AD9066AR through Aetrix?
Please submit a Request for Quotation (RFQ) for AD9066AR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD9066AR reliable?
The price and inventory of AD9066AR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD9066AR is usually 5 days.
3.What payment methods are accepted for AD9066AR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD9066AR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD9066AR?
AD9066AR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD9066AR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD9066AR?
For technical support, including AD9066AR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD9066AR requirements.
6.How does Aetrix verify that AD9066AR is sourced from the original manufacturer or authorized distributors?
All AD9066AR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD9066AR meets industry standards.
7.What is the process for return or replacement of AD9066AR?
All AD9066AR units undergo pre-shipment inspection (PSI). If there is an issue with AD9066AR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD9066AR part is unused and in its original packaging.
Return procedure for AD9066AR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD9066AR Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

