Analog Devices Inc. AD9066ARS
- Part No.:
- AD9066ARS
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 28-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
AD9066ARS.pdf
- Description:
- IC ADC 6BIT DUAL 60MSPS 28-SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,859
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD9066ARS from Analog Devices is a dual 6-bit, 60 MSPS monolithic analog-to-digital converter optimized for I/Q demodulation in satellite receivers. It integrates two matched ADCs, an on-chip voltage reference, and CMOS-compatible digital outputs. Operates from a single +5 V supply with full-scale input range of 500 mV ±5% and supports ac-coupled inputs via internal midscale biasing - used in Direct Broadcast Satellite (DBS) receivers digitizing QPSK-demodulated I/Q signals.
For engineers reviewing the AD9066ARS datasheet, AD9066ARS pinout, AD9066ARS application, or AD9066ARS equivalent, key selection considerations include its industrial temperature range (–40°C to +85°C), SSOP-28 package, 60 MSPS conversion rate, 5.7-bit ENOB at 15.5 MHz, and crosstalk rejection of 40–50 dBc - critical for quadrature signal integrity in RF front-end digitization.
Technical Context
The AD9066ARS employs a patented interpolated flash architecture using 32 comparator preamplifiers to generate 64 quantization levels, minimizing input capacitance (10–15 pF) and enabling high-speed sampling. Its dual-channel design features independent analog inputs (INA, INB) and dedicated reference taps (REF A, REF B, VT, VB) for precise midscale bias control in both ac- and dc-coupled configurations.
Internal voltage reference circuitry ensures analog input is biased to midscale without external components when ac-coupled; for dc-coupled use, REF A/REF B pins allow feedback-driven offset compensation. Digital outputs are latched with three-stage pipelining, tPD = 11–12 ns, and ENCODE input uses TTL-compatible 1.4 V threshold with 7 ns minimum pulse width.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 6-bit, offset binary coding - delivers 64 discrete output codes per channel with defined LSB weight (~8 mV). |
| Max Conversion Rate | 60 MSPS - supports real-time digitization of broadband QPSK signals up to Nyquist-limited bandwidth. |
| ENOB @ 15.5 MHz | 5.2–5.7 bits - defines usable dynamic resolution for IF sampling in DBS and VSAT receivers. |
| Full-Scale Input Range | 450–530 mV - sets analog input swing requirement; internally derived from VT–VB voltage across 620 Ω ladder. |
| Crosstalk Rejection | 40–50 dBc - ensures minimal coupling between Channel A and Channel B during simultaneous I/Q sampling. |
| Power Dissipation | 400–600 mW - enables low-cost thermal management in compact satellite receiver modules. |
| Supply Voltage | +4.75 V to +5.25 V - single-supply operation simplifies power design versus dual-rail ADCs. |
Pinout & Package
AD9066ARS is housed in a 28-lead SSOP (RS-28) package with exposed pad not electrically connected. Pin layout supports separate analog/digital supply routing (+VS on Pins 5, 8, 21; GND on Pins 3, 4, 7, 15, 22) and isolated reference paths (VT, REF A, REF B, VB) for optimal noise immunity in I/Q systems.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ENCODE (Pin 1) | Sampling clock input | TTL-compatible CMOS input (1.4 V threshold); rising-edge triggered; requires ≥7 ns pulse width for 60 MSPS operation. |
| INA (Pin 6), INB (Pin 11) | Analog input channels | Differential-capable single-ended inputs; internally biased to midscale for ac-coupled sources; full-scale range 450–530 mV. |
| VT (Pin 9), VB (Pin 13) | Reference ladder terminals | Define top/bottom of internal 620 Ω resistor ladder; used to scale full-scale input range (e.g., 705 mV or 1.6 V with external forcing). |
| REF A (Pin 10), REF B (Pin 12) | Channel-specific mid-reference taps | Provide midscale voltage for each ADC; enable dc-coupled offset correction via external feedback amplifiers. |
| D0A–D5A (Pins 23–28), D0B–D5B (Pins 14–19) | Digital outputs | CMOS-compatible, latched outputs; D0 = LSB, D5 = MSB per channel; drive 10 pF load with ≤12 ns propagation delay. |
| +VS (Pins 2, 5, 8, 21) | Power supply | Dedicated pins for digital input, analog core, and digital output sections - supports independent bypassing to reduce supply coupling. |
| GND (Pins 3, 4, 7, 15, 22) | Ground return | Multiple ground pins enable low-impedance return paths; recommended to tie analog and digital grounds at single point near device. |
Key Features
| Feature | Design Value |
|---|---|
| Dual matched ADCs on single die | Guaranteed gain matching ≤16 mV full-scale - preserves I/Q vector accuracy in quadrature demodulators. |
| On-chip voltage reference | Eliminates need for external reference IC; provides stable midscale bias for ac-coupled inputs without drift over temperature. |
| Self-biased for ac-coupled inputs | Internally routes reference midpoint to analog input via high-Z MOS node - avoids active buffer offsets and simplifies front-end design. |
| Low-power operation | 400–600 mW at 60 MSPS - reduces thermal load in densely packed satellite receiver modules. |
| Industrial temperature grade | –40°C to +85°C operation - qualified for outdoor VSAT terminals and uncontrolled-environment DBS installations. |
Applications
| Direct Broadcast Satellite (DBS) Receivers | QAM Demodulators |
|---|---|
|
Use Scenario: Digitizing I/Q baseband signals from LNB downconverters in consumer satellite TV receivers. IC Role / Device Role / Timing Role: Dual-channel ADC capturing synchronized in-phase and quadrature components at 60 MSPS for QPSK symbol recovery. Use Value: Matched channel performance (≤16 mV gain mismatch) maintains EVM integrity; on-chip reference eliminates calibration steps during mass production. |
Use Scenario: Sampling intermediate frequency outputs in cable modem upstream transmitters using 64-QAM or 256-QAM modulation. IC Role / Device Role / Timing Role: Simultaneous digitization of I/Q paths prior to digital filtering and equalization in FPGA-based modems. Use Value: 40–50 dBc crosstalk rejection prevents inter-channel interference; CMOS outputs interface directly with Xilinx or Intel FPGA I/O banks. |
| Wireless LANs | VSAT Receivers |
|
Use Scenario: Baseband digitization in 802.11a/g direct-conversion transceivers operating in 2.4 GHz and 5 GHz bands. IC Role / Device Role / Timing Role: ADC for zero-IF receiver chains where I/Q imbalance must be minimized before DSP correction. Use Value: Interpolated flash architecture achieves 100 MHz input bandwidth - supports wide IF sampling without external anti-alias filters. |
Use Scenario: Signal acquisition in enterprise-grade satellite terminals receiving C-band or Ku-band data links. IC Role / Device Role / Timing Role: High-reliability dual ADC for mission-critical telemetry digitization under extended temperature cycling. Use Value: Industrial temperature rating (–40°C to +85°C) and 400–600 mW power envelope ensure stable operation in outdoor antenna enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9066AR | Same die, SOIC-28 (R-28) package; identical electrical specs but commercial temp range (0°C to +70°C). | Limited to indoor, climate-controlled environments like set-top box headends or lab equipment. | Select AD9066AR only if board-level thermal management ensures junction temperature stays within 0°C–70°C. |
| AD9200ARS | 10-bit, 20 MSPS dual ADC in same SSOP-28 package; higher resolution but lower speed and no integrated reference. | Better suited for medium-speed instrumentation or medical imaging where SNR > 58 dB is required. | Choose AD9200ARS when resolution outweighs speed; AD9066ARS remains optimal for 60 MSPS QPSK digitization with reference integration. |
Compared with AD9066AR, the AD9066ARS offers extended temperature operation without electrical trade-offs; compared with AD9200ARS, it delivers 3× higher sample rate and built-in reference at the cost of 4-bit resolution - making it uniquely fit for cost-sensitive, high-speed I/Q digitization in satellite infrastructure.
Availability
AD9066ARS is available at Aetrix Electronics and suitable for Direct Broadcast Satellite (DBS) receivers, VSAT terminals, and wireless LAN baseband digitization requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for AD9066ARS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global semiconductor company specializing in high-performance analog, mixed-signal, and digital signal processing technologies for precision measurement and signal conditioning.
The AD9066ARS belongs to Analog Devices' legacy high-speed ADC product line, designed specifically for cost-effective, integrated I/Q digitization in broadband communication receivers - emphasizing matched dual-channel performance, on-chip reference stability, and single-supply operation.
FAQ
What is the operating temperature range of the AD9066ARS?
The AD9066ARS is rated for industrial operation from –40°C to +85°C. This specification is guaranteed per the ordering guide and confirmed in the Electrical Characteristics table under AD9066AR/ARS test conditions. The AD9066ARS uses the RS-28 (SSOP) package, and thermal performance data (θJA = 78.58°C/W) supports reliable operation across this full range when PCB thermal design meets recommended guidelines.
Does the AD9066ARS require an external voltage reference?
No, the AD9066ARS does not require an external voltage reference. It integrates an on-chip resistor ladder with VT, VB, REF A, and REF B pins that establish a stable midscale bias point. For ac-coupled inputs, this internal reference self-biases the analog input to midscale; for dc-coupled use, REF A and REF B can feed back external correction signals - eliminating need for external reference ICs in most implementations of the AD9066ARS.
What is the full-scale input range specification for the AD9066ARS?
The AD9066ARS has a full-scale input range of 450 mV to 530 mV, as specified in the Electrical Characteristics table under "Full-Scale Input Range" for AD9066AR/ARS. This range is derived from the nominal 500 mV ±5% tolerance and corresponds to the voltage difference between the first and last code transitions (62 codes) in offset binary format. The actual range can be scaled externally by adjusting VT and VB voltages.
How many pins does the AD9066ARS have, and what package type is used?
The AD9066ARS uses a 28-lead SSOP package (package option RS-28), as explicitly stated in the Ordering Guide and Mechanical Drawings section. Pin count is 28, with distinct allocations for dual analog inputs (INA/INB), dual digital output buses (D0A–D5A, D0B–D5B), encode clock (ENCODE), multiple +VS and GND connections, and reference terminals (VT, REF A, REF B, VB). No-connect (NC) pins are identified as Pins 7 and 14 in the ARS pinout diagram.
What is the maximum supported encode rate for the AD9066ARS?
The AD9066ARS supports a maximum encode rate of 60 MSPS, as confirmed in both the Product Description and Electrical Characteristics tables under "Max Conversion Rate" for AD9066AR/ARS. This rate is achievable with proper timing margins: ENCODE pulse width must be ≥7 ns high and ≥7 ns low, and the input must meet TTL-compatible 1.4 V threshold requirements. Performance metrics including ENOB and SINAD are characterized at this full rate.
AD9066ARS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 28-SSOP (0.209", 5.30mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Number of Bits:
- 6
- Sampling Rate (Per Second):
- 60M
- Number of Inputs:
- -
- Input Type:
- -
- Data Interface:
- Parallel
- Configuration:
- -
- Ratio - S/H:ADC:
- -
- Number of A/D Converters:
- 2
- Architecture:
- -
- Reference Type:
- -
- Voltage - Supply, Analog:
- -
- Voltage - Supply, Digital:
- -
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 28-SSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD9066ARS FAQ
1.How can I place an order for AD9066ARS through Aetrix?
Please submit a Request for Quotation (RFQ) for AD9066ARS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD9066ARS reliable?
The price and inventory of AD9066ARS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD9066ARS is usually 5 days.
3.What payment methods are accepted for AD9066ARS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD9066ARS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD9066ARS?
AD9066ARS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD9066ARS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD9066ARS?
For technical support, including AD9066ARS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD9066ARS requirements.
6.How does Aetrix verify that AD9066ARS is sourced from the original manufacturer or authorized distributors?
All AD9066ARS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD9066ARS meets industry standards.
7.What is the process for return or replacement of AD9066ARS?
All AD9066ARS units undergo pre-shipment inspection (PSI). If there is an issue with AD9066ARS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD9066ARS part is unused and in its original packaging.
Return procedure for AD9066ARS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD9066ARS Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

