Analog Devices Inc. AD9094BCPZ-1000
- Part No.:
- AD9094BCPZ-1000
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 72-VFQFN Exposed Pad, CSP
- Datasheet:
-
AD9094BCPZ-1000.pdf
- Description:
- IC ADC 8BIT PIPELINED 72LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:3,801
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD9094BCPZ-1000 from Analog Devices is an 8-bit, quad-channel, 1 GSPS analog-to-digital converter with JESD204B Subclass 0/1 serial output, 1.4 GHz full-power analog input bandwidth, and on-chip differential buffer. It delivers 48.6 dBFS SNR and 71 dBFS SFDR at 611 MHz input with 1.44 Vp-p input range, targeting high-speed digitization in LIDAR receivers and wideband instrumentation.
For engineers reviewing the AD9094BCPZ-1000 datasheet, AD9094BCPZ-1000 pinout, AD9094BCPZ-1000 application, or AD9094BCPZ-1000 equivalent, this page provides verified specifications, validated pin functions, confirmed JESD204B lane configuration options, thermal management guidance via the exposed pad, and real-world synchronization support using SYSREF± and SYNCINB±AB/CD inputs.
Technical Context
The AD9094BCPZ-1000 integrates four independent pipelined ADC cores, each with sample-and-hold and buffered differential inputs supporting 1.44–2.16 Vp-p programmable range and 1.4 GHz full-power bandwidth. It uses multistage error correction logic to ensure no missing codes and ±0.1 LSB DNL across −40°C to +105°C.
JESD204B digital interface supports up to two lanes per ADC pair (AB or CD), configurable for Subclass 0 or Subclass 1 operation with lane rates up to 15 Gbps. Deterministic latency is maintained via SYSREF±-driven LMFC alignment, and multichip sync is enabled through dedicated SYNCINB±AB and SYNCINB±CD pins with LVDS/LVPECL/CMOS compatibility.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 8-bit - fixed precision enabling high-throughput digitization without interpolation overhead. |
| Sample Rate | 1 GSPS - supports Nyquist sampling of signals up to 500 MHz or IF sampling of 1.4 GHz RF carriers. |
| Analog Input Bandwidth | 1.4 GHz - enables direct digitization of L-band and S-band RF signals without downconversion. |
| SFDR @ 611 MHz | 71 dBFS - ensures spurious-free dynamic range sufficient for radar pulse detection and spectral analysis. |
| SNR @ 611 MHz | 48.6 dBFS - delivers usable ENOB of 7.8 bits for high-fidelity waveform capture in oscilloscopes and comms test gear. |
| JESD204B Lane Rate | Up to 15 Gbps - allows flexible serialization with minimal FPGA I/O resources while maintaining deterministic timing. |
| Total Power | 1.6 W at 1 GSPS - distributed across 0.9 V, 1.8 V, and 2.5 V rails for optimized noise isolation between analog and digital domains. |
Pinout & Package
The AD9094BCPZ-1000 is housed in a Pb-free, 72-lead LFCSP (Lead Frame Chip Scale Package) with an exposed thermal pad requiring connection to analog ground for proper operation and thermal dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN+A / VIN−A VIN+B / VIN−B VIN+C / VIN−C VIN+D / VIN−D | Differential analog inputs (4 channels) | Accept buffered, wideband differential signals up to 1.4 GHz; common-mode bias set by VCM_AB or VCM_CD/VREF. |
| CLK+ / CLK− | Differential clock input | LVDS/LVPECL-compatible; supports integer divide-by-1/2/4/8 for flexible clock tree design. |
| SYSREF+ / SYSREF− | System reference input | DC-coupled LVDS input for deterministic JESD204B link alignment across multiple devices. |
| SYNCINB±AB / SYNCINB±CD | Per-pair sync inputs | Enable independent synchronization of AB and CD ADC pairs for time-interleaved or segmented architectures. |
| SERDOUTAB0± / SERDOUTAB1± SERDOUTCD0± / SERDOUTCD1± | JESD204B serialized outputs | CML outputs supporting 1–2 lanes per ADC pair; configurable for Subclass 0 or Subclass 1 operation. |
| FD_A / FD_B / FD_C / FD_D | Fast detect outputs | CMOS-level overrange flags with 30-cycle latency-enables real-time AGC loop response in receiver front ends. |
Key Features
| Feature | Design Value |
|---|---|
| On-chip analog input buffer | Reduces external filter complexity and improves impedance matching for wideband signal chains. |
| Programmable input voltage range | 1.44–2.16 Vp-p differential range allows optimization for SNR vs. headroom trade-offs in varying signal environments. |
| Integrated temperature diode | Enables closed-loop thermal monitoring without external sensors-critical for sealed LIDAR modules and field-deployed instruments. |
| Flexible power-down modes | Three states (active, standby, power-down) controlled via SPI; standby draws 1.2 W, power-down draws only 0.3 mW. |
| Deterministic JESD204B latency | 45-cycle pipeline latency with LMFC-referenced alignment-supports time-coherent multi-ADC systems in phased-array radar. |
Applications
| Laser Imaging and Ranging (LIDAR) | Digital Oscilloscope (DSO) |
|---|---|
Use Scenario: High-speed time-of-flight measurement in automotive or industrial LIDAR using pulsed laser return signals. IC Role / Device Role / Timing Role: Quad-channel digitizer capturing nanosecond-scale return pulses with sub-sample jitter (44 fs rms aperture uncertainty). Use Value: 1.4 GHz analog bandwidth enables direct sampling of raw photodetector outputs without analog downconversion, preserving pulse fidelity. |
Use Scenario: Real-time waveform acquisition in 1+ GHz bandwidth benchtop and portable oscilloscopes. IC Role / Device Role / Timing Role: Primary ADC engine delivering 1 GSPS sustained sampling across four synchronized channels for multi-probe analysis. Use Value: JESD204B Subclass 1 output reduces PCB routing complexity versus parallel CMOS interfaces while maintaining deterministic latency for trigger correlation. |
| Ultrawideband Satellite Receivers | Communications Test Equipment |
Use Scenario: Digitizing L/S/C-band satellite downlink signals in ground station IF processing stages. IC Role / Device Role / Timing Role: Wideband IF sampler operating at 611–1391 MHz input frequencies with 48.4–48.6 dBFS SNR performance. Use Value: 71 dBFS SFDR at 611 MHz suppresses harmonics and intermodulation products critical for adjacent-channel interference rejection. |
Use Scenario: Signal generation and analysis in 5G NR and mmWave baseband test platforms requiring multi-channel coherent sampling. IC Role / Device Role / Timing Role: Synchronized quad-ADC subsystem providing phase-aligned digitization for MIMO channel emulation. Use Value: SYSREF± and SYNCINB±AB/CD inputs enable sub-nanosecond inter-channel skew control across multiple AD9094BCPZ-1000 devices. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed quad ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9695-13 | 13-bit, 1.25 GSPS, dual-channel; higher resolution but half the channel count and no native quad configuration. | Preferred for applications needing deeper code depth over channel density (e.g., spectrum analyzers). | Select AD9695-13 when ENOB > 8.5 bits is required and system architecture permits dual-ADC interleaving. |
| ADC12DJ5200RF | 12-bit, 5.2 GSPS, dual-channel with on-chip DDC; supports RF sampling up to 10.4 GHz but lacks JESD204B Subclass 1 deterministic latency features. | Better suited for direct RF sampling in 5G FR2 or EW systems where decimation and NCO flexibility outweigh sync determinism. | Choose ADC12DJ5200RF when ultra-wide instantaneous bandwidth (>2 GHz) and integrated digital downconversion are mandatory. |
Compared with AD9094BCPZ-1000, AD9695-13 trades channel count for resolution and speed, while ADC12DJ5200RF sacrifices deterministic multichip sync for extreme RF sampling capability-making AD9094BCPZ-1000 uniquely balanced for time-coherent, wideband, multi-channel digitization at 1 GSPS.
Availability
AD9094BCPZ-1000 is available at Aetrix Electronics and suitable for LIDAR systems, digital oscilloscopes, ultrawideband satellite receivers, and communications test equipment requiring stable component supply, long-term obsolescence planning, and traceable sourcing.
Supply support for AD9094BCPZ-1000 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with design centers worldwide and ISO 9001-certified manufacturing.
The AD9094BCPZ-1000 belongs to Analog Devices' high-speed data converter product line, engineered specifically for time-critical, wideband digitization in defense, aerospace, instrumentation, and optical sensing applications.
FAQ
What is the maximum analog input frequency supported by the AD9094BCPZ-1000?
The AD9094BCPZ-1000 supports a full-power analog input bandwidth of 1.4 GHz, meaning it can accurately digitize signals up to that frequency without significant amplitude roll-off. This specification is measured under standard conditions (1 GSPS, 1.44 Vp-p input, −40°C to +105°C) and enables direct RF sampling in L-band and S-band applications. The device maintains 48.4 dBFS SNR even at 1391 MHz input, confirming usable performance across its rated bandwidth.
Does the AD9094BCPZ-1000 support JESD204B Subclass 1 deterministic latency?
Yes, the AD9094BCPZ-1000 fully supports JESD204B Subclass 1 operation, including SYSREF±-driven LMFC alignment and deterministic latency control. Its pipeline latency is fixed at 45 sample clock cycles, and multichip synchronization is achieved via dedicated SYNCINB±AB and SYNCINB±CD inputs. Subclass 1 mode is configured via SPI registers and requires proper SYSREF± timing relative to the device clock (tSU_SR = −44.8 ps, tH_SR = 64.4 ps).
How is the analog input common-mode voltage configured on the AD9094BCPZ-1000?
The AD9094BCPZ-1000 provides two dedicated common-mode bias outputs: VCM_AB (Pin 12) for channels A and B, and VCM_CD/VREF (Pin 43) for channels C and D. Pin 43 is multifunctional-it operates as an output when using the internal 0.5 V reference, or as an input when an external reference is applied. Both outputs are internally buffered and require no external components for standard operation with the default 1.44 Vp-p input range.
What power supply voltages does the AD9094BCPZ-1000 require?
The AD9094BCPZ-1000 requires seven distinct supply rails: AVDD1/AVDD1_SR (0.9 V), AVDD2 (1.8 V), AVDD3 (2.5 V), DVDD (0.9 V), DRVDD1 (0.9 V), DRVDD2 (1.8 V), and SPIVDD (1.8 V). Each rail powers isolated circuit blocks-including ADC cores, serializers, clock buffers, and SPI interface-to minimize cross-talk and maximize SNR. The exposed thermal pad must be connected to analog ground to serve as the reference for AVDDx, DVDD, and DRVDD supplies.
Can the AD9094BCPZ-1000 operate with a single-ended clock input?
No, the AD9094BCPZ-1000 requires a differential clock input on CLK+ and CLK− pins, compliant with LVDS or LVPECL standards. The clock inputs have 32 kΩ differential impedance and accept 600–1600 mVp-p differential swing. Single-ended clock sources must be converted using a transformer or dedicated LVDS/LVPECL driver; direct single-ended connection is not supported and may degrade jitter performance or prevent lock.
AD9094BCPZ-1000 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- AD9094
- Package/Case:
- 72-VFQFN Exposed Pad, CSP
- Packaging:
- Tray
- Product Status:
- Active
- Number of Bits:
- 8
- Sampling Rate (Per Second):
- 1G
- Number of Inputs:
- 4
- Input Type:
- Differential
- Data Interface:
- JESD204B, Parallel, SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 4
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 0.95V ~ 1V, 1.71V ~ 1.89V, 2.44V ~ 2.56V
- Voltage - Supply, Digital:
- 0.95V ~ 1V, 1.71V ~ 1.89V
- Features:
- -
- Operating Temperature:
- -40°C ~ 105°C
- Supplier Device Package:
- 72-LFCSP-VQ (10x10)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD9094BCPZ-1000 FAQ
1.How can I place an order for AD9094BCPZ-1000 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD9094BCPZ-1000 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD9094BCPZ-1000 reliable?
The price and inventory of AD9094BCPZ-1000 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD9094BCPZ-1000 is usually 5 days.
3.What payment methods are accepted for AD9094BCPZ-1000?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD9094BCPZ-1000 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD9094BCPZ-1000?
AD9094BCPZ-1000 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD9094BCPZ-1000 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD9094BCPZ-1000?
For technical support, including AD9094BCPZ-1000 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD9094BCPZ-1000 requirements.
6.How does Aetrix verify that AD9094BCPZ-1000 is sourced from the original manufacturer or authorized distributors?
All AD9094BCPZ-1000 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD9094BCPZ-1000 meets industry standards.
7.What is the process for return or replacement of AD9094BCPZ-1000?
All AD9094BCPZ-1000 units undergo pre-shipment inspection (PSI). If there is an issue with AD9094BCPZ-1000, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD9094BCPZ-1000 part is unused and in its original packaging.
Return procedure for AD9094BCPZ-1000:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD9094BCPZ-1000 Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

