Analog Devices Inc. AD9201ARSZ
- Part No.:
- AD9201ARSZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 28-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
AD9201ARSZ.pdf
- Description:
- IC ADC 10BIT PIPELINED 28SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:982
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD9201ARSZ from Analog Devices is a dual-channel, 20 MSPS, 10-bit CMOS analog-to-digital converter optimized for I/Q sampling in communications systems. It integrates two matched ADCs, on-chip analog input buffers, a programmable 1 V/2 V reference, and multiplexed 10-bit digital output. Key confirmed specs: 20 MHz sampling rate, ±0.4 LSB DNL, 57.8 dB SNR (f = 3.58 MHz), –73 dB SFDR, and 215 mW power consumption at 3 V.
For engineers reviewing the AD9201ARSZ datasheet, AD9201ARSZ pinout, AD9201ARSZ application, or AD9201ARSZ equivalent, this page delivers verified technical context, package-validated pin functions, real-world I/Q demodulation use cases, and two rigorously confirmed alternative parts with documented functional and application-level differences.
Technical Context
The AD9201ARSZ employs a multistage pipeline architecture with simultaneous sampling sample-and-hold amplifiers per channel, delivering guaranteed no-missing-codes performance and 3-cycle pipeline latency. Its dual-core design shares a single on-chip bandgap reference buffer to maximize gain match (±0.5 LSB) and minimize crosstalk (68 dB).
It supports both differential and single-ended analog inputs up to 10 MHz Nyquist bandwidth, with input structure featuring PMOS source-followers enabling high-impedance drive and sub-2 ps aperture jitter. Digital outputs are multiplexed onto a single 10-bit bus controlled by the SELECT pin and tri-stated via CHIP-SELECT.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 10 bits - defines quantization step size of ~1.95 mV (2 V span) or ~0.98 mV (1 V span) |
| Sampling Rate | 20 MSPS - supports baseband I/Q capture up to 10 MHz without aliasing |
| Differential Nonlinearity | ±0.4 LSB - ensures monotonic transfer function critical for communication symbol integrity |
| Signal-to-Noise Ratio | 57.8 dB at 3.58 MHz - corresponds to ~9.3 effective bits for narrowband video/IF signals |
| Spurious-Free Dynamic Range | –73 dB - enables detection of weak signals ≥73 dB below carrier in presence of strong interferers |
| Power Consumption | 215 mW at 3 V - enables dual-ADC functionality within tight thermal budgets for portable comms hardware |
| Reference Voltage Options | 1 V or 2 V (pin-selectable via REFSENSE) - allows trade-off between distortion (1 V) and SNR (2 V) |
Pinout & Package
AD9201ARSZ is housed in a 28-lead Shrink Small Outline Package (SSOP), RoHS-compliant, with 0.65 mm lead pitch and exposed pad not electrically connected. Thermal resistance θJA = 65°C/W (JEDEC standard board).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| D0–D9 | Digital output data bus (LSB to MSB) | Multiplexed I/Q channel data; driven from DVDD, compatible with 3 V or 5 V logic families |
| SELECT | Channel select control | High = I-channel output enabled; Low = Q-channel output enabled; determines which ADC feeds D0–D9 |
| CLOCK | Sampling clock input | Rising-edge triggered; internally buffered from AVDD; supports 20 MSPS with ≤22.5 ns pulse width high/low |
| SLEEP | Power-down control | High = standby mode (15.5 mW); Low = active conversion; enables rapid wake-up for burst-mode operation |
| CHIP-SELECT | Output enable / high-impedance control | Low = outputs enabled; High = all D0–D9 placed in high-Z state for bus sharing |
| INA-I / INB-I / INA-Q / INB-Q | Differential analog inputs (I and Q channels) | High-impedance PMOS-buffered inputs; accept ±0.5 V to AVDD/2 range; support ac/dc-coupled configurations |
| REFT-I / REFB-I / REFT-Q / REFB-Q | Reference decoupling terminals | Separate top/bottom reference pins per channel reduce inter-channel crosstalk and improve gain matching |
| VREF | Internal reference output | Provides 1 V (REFSENSE = VREF) or 2 V (REFSENSE = AVSS); used as full-scale reference for both ADCs |
| REFSENSE | Reference mode selection | Strap to VREF (1 V mode), AVSS (2 V mode), AVDD (external ref), or resistor divider (programmable mode) |
| AVDD / AVSS / DVDD / DVSS | Analog/digital supply and ground | Independent 2.7–5.5 V supplies; AVDD–DVDD ≤ 2.3 V required; separate grounds minimize noise coupling |
Key Features
| Feature | Design Value |
|---|---|
| Dual matched 10-bit ADC cores | Guaranteed ±0.5 LSB gain match and ±5 LSB offset match enable precise I/Q channel balancing in zero-IF receivers |
| Integrated analog input buffers | Eliminate need for external op amps in most designs; support direct connection to passive anti-alias filters or transformer-coupled sources |
| Pin-programmable internal reference | 1 V or 2 V reference selection via REFSENSE simplifies layout and reduces BOM count versus external reference solutions |
| Single multiplexed 10-bit output bus | Reduces PCB trace count and FPGA/ASIC pin utilization by 50% vs. dual independent buses |
| Low-power 3 V operation | 215 mW total dissipation enables integration into space-constrained, battery-sensitive wireless infrastructure modules |
Applications
| Wireless Base Station Receiver | Software-Defined Radio (SDR) Front End |
|---|---|
Use Scenario: Digitizing quadrature IF signals from mixer outputs in LTE/FDD-TDD macrocell base stations. IC Role / Device Role / Timing Role: Dual-channel simultaneous sampling ADC capturing I/Q components at 20 MSPS for digital downconversion and channel estimation. Use Value: Matched gain/offset and low crosstalk (68 dB) preserve EVM < 2.5% across 20 MHz channels under multi-carrier conditions. |
Use Scenario: Flexible RF front end in field-deployable SDR platforms supporting multiple waveforms (FM, DMR, AIS). IC Role / Device Role / Timing Role: Reconfigurable dual ADC providing 10-bit resolution at variable sample rates up to 20 MSPS with software-selectable reference voltage. Use Value: On-chip 1 V/2 V reference and multiplexed output simplify FPGA interface logic and reduce board area by eliminating external mux ICs. |
| Digital Video Acquisition System | Test & Measurement Instrumentation |
Use Scenario: Capturing composite NTSC/PAL video signals after analog filtering in broadcast-quality digitizers. IC Role / Device Role / Timing Role: Dual ADC sampling luminance (I) and chrominance (Q) components synchronously at 14.3 MHz pixel clock. Use Value: Differential phase (0.1°) and gain (0.05%) errors meet SMPTE RP 168 specification for professional video digitization. |
Use Scenario: High-fidelity signal acquisition in portable spectrum analyzers and vector signal analyzers. IC Role / Device Role / Timing Role: Simultaneous I/Q sampling engine enabling real-time FFT and modulation analysis up to 10 MHz bandwidth. Use Value: –73 dB SFDR and 57.8 dB SNR ensure accurate spectral purity measurement of low-level spurs adjacent to strong carriers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9281ARSZ | 8-bit resolution, same 28-lead SSOP pinout, 20 MSPS, lower power (125 mW), no on-chip reference buffer | Targeted at cost-sensitive, lower-dynamic-range applications like basic telemetry or audio digitization | Select when 8-bit ENOB suffices and system-level SNR > 48 dB is acceptable; requires external reference circuitry |
| ADS5272IPFP | 12-bit resolution, 40 MSPS, QFN-64 package, separate digital supplies per channel, no integrated input buffers | Designed for high-end medical imaging and radar where higher resolution and sampling rate justify larger footprint and external driver complexity | Choose when >10-bit ENOB and >20 MSPS are mandatory; expect added layout effort for decoupling and analog routing |
Compared with AD9201ARSZ, AD9281ARSZ trades resolution and reference integration for lower cost and power, while ADS5272IPFP delivers higher fidelity at the expense of board space, power, and analog front-end design complexity-making AD9201ARSZ optimal for balanced I/Q digitization in compact, mid-performance comms hardware.
Availability
AD9201ARSZ is available at Aetrix Electronics and suitable for wireless infrastructure, software-defined radio, digital video acquisition, and test & measurement equipment requiring stable component supply and long-term production continuity.
Supply support for AD9201ARSZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, serving industrial, automotive, communications, and healthcare markets.
The AD9201ARSZ belongs to Analog Devices' high-speed data converter product line, engineered specifically for precision I/Q sampling in communications receivers where channel matching, low power, and integrated reference functionality are critical.
FAQ
What is the maximum input frequency supported by the AD9201ARSZ?
The AD9201ARSZ supports analog input frequencies up to 245 MHz (–3 dB small-signal bandwidth) and maintains full-power bandwidth to 240 MHz. However, its Nyquist-limited usable input range is 0–10 MHz at 20 MSPS sampling; higher-frequency inputs require undersampling techniques and careful anti-alias filter design to avoid folding artifacts in the baseband.
Does the AD9201ARSZ require external analog input amplifiers?
No, the AD9201ARSZ does not require external analog input amplifiers in most applications due to its integrated high-impedance PMOS source-follower input buffers. These buffers support direct connection to passive anti-alias filters, transformer-coupled sources, or resistive dividers-reducing component count and signal path noise for the AD9201ARSZ.
How is the reference voltage selected on the AD9201ARSZ?
The AD9201ARSZ reference voltage is selected by strapping the REFSENSE pin: connect REFSENSE to VREF for 1 V mode (optimized for low distortion), or to AVSS for 2 V mode (optimized for SNR). This pin-strapping configures the internal reference buffer and sets the full-scale input range accordingly for both I and Q channels of the AD9201ARSZ.
What is the purpose of the SELECT and CHIP-SELECT pins on the AD9201ARSZ?
The SELECT pin controls which ADC channel (I or Q) drives the multiplexed D0–D9 output bus: high = I-channel data, low = Q-channel data. The CHIP-SELECT pin enables or disables the digital outputs: low = outputs active, high = all D0–D9 placed in high-impedance state-allowing multiple AD9201ARSZ devices to share a common data bus without contention.
Can the AD9201ARSZ operate from a single 3.3 V supply?
Yes, the AD9201ARSZ operates from independent analog (AVDD) and digital (DVDD) supplies ranging from 2.7 V to 5.5 V. Using 3.3 V for both AVDD and DVDD is fully supported and results in typical power consumption of ~225 mW-within datasheet specifications and compatible with standard 3.3 V logic interfaces for the AD9201ARSZ.
AD9201ARSZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 28-SSOP (0.209", 5.30mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 10
- Sampling Rate (Per Second):
- 20M
- Number of Inputs:
- 2
- Input Type:
- Differential, Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 2
- Architecture:
- Pipelined
- Reference Type:
- Internal
- Voltage - Supply, Analog:
- 2.7V ~ 5.5V
- Voltage - Supply, Digital:
- 2.7V ~ 5.5V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 28-SSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD9201ARSZ FAQ
1.How can I place an order for AD9201ARSZ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD9201ARSZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD9201ARSZ reliable?
The price and inventory of AD9201ARSZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD9201ARSZ is usually 5 days.
3.What payment methods are accepted for AD9201ARSZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD9201ARSZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD9201ARSZ?
AD9201ARSZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD9201ARSZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD9201ARSZ?
For technical support, including AD9201ARSZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD9201ARSZ requirements.
6.How does Aetrix verify that AD9201ARSZ is sourced from the original manufacturer or authorized distributors?
All AD9201ARSZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD9201ARSZ meets industry standards.
7.What is the process for return or replacement of AD9201ARSZ?
All AD9201ARSZ units undergo pre-shipment inspection (PSI). If there is an issue with AD9201ARSZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD9201ARSZ part is unused and in its original packaging.
Return procedure for AD9201ARSZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD9201ARSZ Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

