Analog Devices Inc. AD9220ARS
- Part No.:
- AD9220ARS
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 28-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
AD9220ARS.pdf
- Description:
- IC ADC 12BIT PIPELINED 28SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,119
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD9220ARS from Analog Devices is a monolithic 12-bit analog-to-digital converter with 10.0 MSPS sampling rate, 70 dB SINAD, 88 dB SFDR, and single 5 V analog supply. It integrates on-chip sample-and-hold amplifier and programmable voltage reference (1 V or 2.5 V), and is used in high-speed data acquisition systems requiring precise digitization of baseband or IF signals.
For engineers reviewing the AD9220ARS datasheet, AD9220ARS pinout, AD9220ARS application, or AD9220ARS equivalent, key selection criteria include its 10 MSPS throughput, 0.09 LSB input-referred noise at 2.5 V reference, 3-clock-cycle pipeline latency, differential/single-ended input flexibility, and SSOP-28 package compatibility with AD9221/AD9223 family members.
Technical Context
The AD9220ARS employs a 4-stage differential pipelined architecture with digital error correction logic to guarantee no missing codes and 12-bit accuracy across temperature. Its sample-and-hold amplifier supports both single-ended and differential inputs with configurable common-mode level (via CML pin) and selectable input span (2 V or 5 V p-p).
Internal timing uses both clock edges: sampling occurs on the rising edge, while hold mode is active during the high phase. The device features straight-binary output format, out-of-range (OTR) flag for overflow detection, and dual-supply operation (5 V AVDD, 2.7–5.25 V DVDD) enabling interface with 3.3 V or 5 V logic families.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit guaranteed, no missing codes over full temperature range - ensures full 4096-code coverage in precision measurement applications. |
| Max Conversion Rate | 10.0 MSPS minimum - supports real-time digitization of signals up to 5 MHz Nyquist bandwidth. |
| SINAD / ENOB | 70 dB / 11.3 bits at 100 kHz input - delivers >11-bit effective resolution for low-frequency sensor or instrumentation signals. |
| SFDR | 88 dB typical at 100 kHz - enables clean spectral separation of fundamental and spurious components in communications receivers. |
| Input-Referred Noise | 0.09 LSB rms at 2.5 V reference - corresponds to ~110 µV rms noise floor, critical for high-dynamic-range DC-coupled acquisition. |
| INL / DNL | ±0.5 LSB max integral nonlinearity, ±0.75 LSB max differential nonlinearity - ensures monotonicity and accurate code transition spacing for calibration-sensitive systems. |
| Power Consumption | 254 mW typical at 10 MSPS - balances speed and efficiency for thermally constrained embedded signal processing platforms. |
Pinout & Package
AD9220ARS is housed in a 28-lead SSOP (RS-28) package with 0.635 mm lead pitch and exposed pad thermal design. Pin layout matches AD9221/AD9223 family for drop-in compatibility across sample rates.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CLK | Clock Input | Single-ended CMOS/TTL-compatible input controlling all internal conversion cycles; rising edge triggers sampling. |
| VINA / VINB | Differential Analog Inputs | Accepts true differential or single-ended signals; core input is VINA – VINB, supporting flexible dc biasing and ac coupling. |
| VREF / REFCOM | Reference I/O | Configurable 1 V or 2.5 V internal reference output; REFCOM serves as reference return path and sets common-mode baseline. |
| OTR | Out-of-Range Indicator | Active-high flag signaling overflow; used with MSB to distinguish high vs. low saturation conditions in real-time monitoring. |
| BIT 1 (MSB) to BIT 12 (LSB) | Digital Output Bus | Straight-binary 12-bit parallel outputs; latched and buffered for direct connection to FPGA or microcontroller data buses. |
| AVDD / AVSS / DVDD / DVSS | Supply & Ground Terminals | Separate analog (5 V) and digital (2.7–5.25 V) supplies minimize noise coupling; dedicated ground pins preserve PSRR performance. |
| CAPT / CAPB / SENSE / CML | Noise Reduction & Bias Control | CAPT/CAPB stabilize internal reference; SENSE selects reference mode; CML sets input common-mode voltage to 2.5 V for optimal THD. |
Key Features
| Feature | Design Value |
|---|---|
| Monolithic 12-bit ADC with SHA and reference | Eliminates need for external sample-hold, reference IC, or driver op-amps - reduces BOM count and board area in compact DAQ modules. |
| Differential input architecture | Enables rejection of common-mode noise and even-order harmonics - improves dynamic performance in noisy industrial or RF environments. |
| Flexible input span (2 V or 5 V p-p) | Allows optimization for either low-noise (2 V) or high-linearity (5 V) operation without hardware change - simplifies system-level calibration. |
| Pipeline latency of 3 clock cycles | Provides deterministic timing for synchronous data capture in FPGA-based real-time control loops or digital downconverters. |
| SSOP-28 pin-compatible family | Permits seamless upgrade/downgrade between 1.5 MSPS (AD9221), 3 MSPS (AD9223), and 10 MSPS (AD9220) variants - protects PCB investment across product generations. |
Applications
| Medical Ultrasound Beamforming | Communications Direct-IF Receiver |
|---|---|
Use Scenario: Digitizing multiplexed echo return signals from phased-array transducers at 10–20 MSPS equivalent rates using time-interleaved channels. IC Role / Device Role / Timing Role: High-speed ADC capturing baseband I/Q samples post-mixer; OTR flag monitors clipping during gain-controlled amplification stages. Use Value: 88 dB SFDR prevents harmonic artifacts from masking weak tissue echoes; 0.09 LSB noise preserves contrast resolution in low-SNR imaging modes. |
Use Scenario: Converting downconverted IF signals (e.g., 70 MHz or 180 MHz) in software-defined radio front ends with digital quadrature demodulation. IC Role / Device Role / Timing Role: ADC in direct-conversion receiver chain; differential input rejects local oscillator leakage and power supply noise. Use Value: Full-power bandwidth of 60 MHz supports digitization beyond Nyquist for wideband IF sampling; 11.3 ENOB maintains EVM integrity in QAM-64 systems. |
| Industrial Process Monitoring | Test & Measurement Oscilloscope Front End |
Use Scenario: High-precision acquisition of sensor outputs (strain gauges, RTDs, current shunts) in PLC analog input modules with cold-junction compensation. IC Role / Device Role / Timing Role: Precision ADC with integrated reference and low drift (±2 ppm/°C zero error); CML pin configures input for ratiometric sensor excitation. Use Value: ±0.5 LSB INL and ±0.75 LSB DNL ensure traceable metrology-grade linearity; 254 mW power enables fanless enclosure design. |
Use Scenario: Real-time waveform capture in portable oscilloscopes with 10–20 MHz analog bandwidth and 12-bit vertical resolution. IC Role / Device Role / Timing Role: Primary digitizer stage; straight-binary output feeds FPGA-based decimation and display engine with minimal latency. Use Value: 3-cycle pipeline delay enables deterministic trigger-to-display timing; SSOP-28 footprint allows dense channel packing in multi-channel instruments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 12-bit high-speed ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9223ARS | 3.0 MSPS max rate, 100 mW typical power, identical pinout and interface | Lower throughput suitable for sub-1.5 MHz IF sampling or slower sensor readout | Select when system clock budget or thermal envelope restricts 10 MSPS operation but retains same PCB layout. |
| ADS8325IPFB | 16-bit SAR architecture, 100 kSPS, SPI interface, no internal reference | Higher resolution for precision DC measurements; serial interface reduces pin count but increases latency | Choose for static or low-frequency applications where 16-bit linearity outweighs speed; requires external reference and driver. |
Compared with AD9223ARS, AD9220ARS delivers 3.3× higher sample rate and 2.5× greater SFDR at the cost of +154 mW power; versus ADS8325IPFB, it trades 4-bit resolution for 100× speed, parallel interface, and integrated analog front end - making AD9220ARS optimal for real-time streaming, not static measurement.
Availability
AD9220ARS is available at Aetrix Electronics and suitable for medical ultrasound beamforming, communications direct-IF receivers, industrial process monitoring, test & measurement oscilloscope front ends, and high-speed data acquisition systems requiring stable component supply and long-term production continuity.
Supply support for AD9220ARS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with R&D and manufacturing operations worldwide.
The AD9220ARS belongs to Analog Devices' AD922x family of monolithic 12-bit pipelined ADCs, designed specifically for cost-sensitive, space-constrained applications demanding high speed, low power, and integrated analog functionality - including medical imaging, communications infrastructure, and automated test equipment.
FAQ
What is the maximum sampling rate supported by the AD9220ARS?
The AD9220ARS supports a guaranteed minimum conversion rate of 10.0 MSPS, with timing specifications defined for clock periods down to 100 ns (tC). Its full-power bandwidth is 60 MHz, enabling accurate digitization of input signals up to the Nyquist frequency of 5 MHz. The AD9220ARS maintains specified AC performance (70 dB SINAD, 88 dB SFDR) at this maximum rate under standard operating conditions (AVDD = 5 V, VREF = 2.5 V, TA = 25°C).
Does the AD9220ARS require an external voltage reference?
No, the AD9220ARS includes a fully integrated, programmable voltage reference that can be configured for either 1.0 V or 2.5 V output via the SENSE pin. When using the internal reference, VREF provides the reference voltage and REFCOM serves as its return path. An external reference may be applied if tighter initial accuracy or lower temperature drift is required, but it is not mandatory for standard operation of the AD9220ARS.
How does the AD9220ARS handle differential versus single-ended analog inputs?
The AD9220ARS accepts both differential (VINA – VINB) and single-ended inputs through the same pins. For differential mode, the input signal is applied across VINA and VINB with common-mode voltage set via CML pin (typically 2.5 V). For single-ended mode, VINB is held at a fixed dc bias (e.g., 2.5 V), and the signal drives VINA. The internal architecture ensures matched gain and phase response, preserving distortion performance in either configuration - a capability confirmed in AD9220ARS datasheet Figures 22–27.
What is the purpose of the OTR (Out-of-Range) pin on the AD9220ARS?
The OTR pin on the AD9220ARS is an active-high indicator that asserts when the analog input exceeds the valid range defined by ±VREF at the A/D core. It works in conjunction with the MSB to distinguish between high overflow (OTR high, MSB high) and low overflow (OTR high, MSB low). This real-time saturation detection enables immediate gain adjustment or alarm triggering in closed-loop acquisition systems without requiring post-processing analysis of the AD9220ARS output data stream.
Is the AD9220ARS pin-compatible with other members of the AD922x family?
Yes, the AD9220ARS shares identical pinout, package (28-lead SSOP), and interface signals with AD9221ARS and AD9223ARS. All three devices use the same CLK, VINA/VINB, VREF/REFCOM, BIT[1:12], OTR, AVDD/AVSS, DVDD/DVSS, and auxiliary pins (CAPT, CAPB, SENSE, CML). This allows direct substitution on the same PCB layout - enabling scalable system design where sample rate can be adjusted via part number selection without hardware revision.
AD9220ARS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 28-SSOP (0.209", 5.30mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 10M
- Number of Inputs:
- 1
- Input Type:
- Differential, Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 2.7V ~ 5.25V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 28-SSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD9220ARS FAQ
1.How can I place an order for AD9220ARS through Aetrix?
Please submit a Request for Quotation (RFQ) for AD9220ARS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD9220ARS reliable?
The price and inventory of AD9220ARS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD9220ARS is usually 5 days.
3.What payment methods are accepted for AD9220ARS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD9220ARS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD9220ARS?
AD9220ARS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD9220ARS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD9220ARS?
For technical support, including AD9220ARS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD9220ARS requirements.
6.How does Aetrix verify that AD9220ARS is sourced from the original manufacturer or authorized distributors?
All AD9220ARS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD9220ARS meets industry standards.
7.What is the process for return or replacement of AD9220ARS?
All AD9220ARS units undergo pre-shipment inspection (PSI). If there is an issue with AD9220ARS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD9220ARS part is unused and in its original packaging.
Return procedure for AD9220ARS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD9220ARS Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

