Analog Devices Inc. AD9221AR
- Part No.:
- AD9221AR
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 28-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
AD9221AR.pdf
- Description:
- IC ADC 12BIT PIPELINED 28SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,092
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD9221AR from Analog Devices is a monolithic 12-bit analog-to-digital converter with 1.5 MSPS sampling rate, ±0.4 LSB typical integral nonlinearity, and 70 dB SINAD, operating on a single 5 V analog supply and 3–5 V digital supply. It integrates a sample-and-hold amplifier and programmable voltage reference, and is used in precision data acquisition systems requiring low-power, high-linearity digitization of dc-coupled or ac-coupled analog signals.
For engineers reviewing the AD9221AR datasheet, AD9221AR pinout, AD9221AR application, or AD9221AR equivalent, key selection considerations include its 1.5 MSPS throughput, 59 mW typical power consumption, 28-lead SOIC package, and compatibility with both single-ended and differential input configurations across imaging, medical, and communications signal chains.
Technical Context
The AD9221AR employs a four-stage differential pipelined architecture with digital error correction logic to guarantee no missing codes over temperature and deliver true 12-bit DC linearity. Its sample-and-hold amplifier supports flexible input spans (2 V or 5 V p-p) and common-mode levels (1 V or 2.5 V), enabling direct interface with multiplexed sensor arrays or IF-sampled RF receivers.
Internal timing uses the rising edge of CLK for sampling; pipeline latency is fixed at three clock cycles. The device accepts external references or uses its internal 1 V/2.5 V reference, with SENSE pin selecting mode, and features an out-of-range (OTR) flag synchronized to the MSB for overflow detection in real-time control loops.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit guaranteed, no missing codes over –40°C to +85°C - ensures full 4096-code dynamic range without code gaps in closed-loop feedback or calibration systems. |
| Max Conversion Rate | 1.5 MSPS minimum - supports real-time digitization of baseband audio, vibration monitoring, and slow-scan imaging signals. |
| INL (Typ) | ±0.4 LSB - enables <0.1% full-scale error in precision instrumentation where absolute voltage measurement accuracy is critical. |
| SINAD | 70 dB typical at 100 kHz - delivers >11.3 ENOB for high-fidelity signal capture in medical ECG front-ends and test equipment. |
| Power Consumption | 59 mW typical (5 V AVDD, 5 V DVDD) - allows integration into thermally constrained portable or battery-assisted industrial sensors. |
| Analog Input Span | 2 V or 5 V p-p selectable via VREF - permits direct connection to transducer outputs (e.g., 0–2 V pressure sensors) or op-amp buffers (e.g., ±2.5 V instrumentation amps). |
| Reference Options | Internal 1 V or 2.5 V (±14 mV / ±35 mV tolerance) or external - simplifies BOM by eliminating external reference ICs in cost-sensitive designs while retaining dc accuracy options. |
Pinout & Package
AD9221AR is housed in a 28-lead Small Outline Integrated Circuit (SOIC) package with standard JEDEC MS-013AC footprint (17.9 mm × 7.5 mm, 1.27 mm pitch). Thermal resistance θJA = 71.4°C/W enables operation up to +85°C ambient without forced airflow.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CLK | Clock input | Rising-edge-triggered master clock; determines 1.5 MSPS conversion rate and synchronizes all internal pipeline stages. |
| VINA, VINB | Differential analog inputs | Accept single-ended (VINB tied to VCM) or true differential signals; input core voltage = VINA – VINB, bounded by ±VREF. |
| VREF, SENSE, REFCOM | Reference configuration | SENSE selects internal 1 V/2.5 V reference; VREF is I/O pin; REFCOM is reference ground - enables flexible dc biasing and noise rejection. |
| BIT 1–BIT 12 | Digital output bus | Straight binary format, MSB (BIT 1) to LSB (BIT 12); latched on CLK rising edge with 8–19 ns delay - interfaces directly with FPGA or microcontroller GPIO. |
| OTR | Out-of-range indicator | Active-high flag synchronized to BIT 1; indicates overflow when |VINA – VINB| ≥ VREF - used for automatic gain control or saturation warning in real-time systems. |
| AVDD, AVSS, DVDD, DVSS | Power supplies | Separate analog (5 V) and digital (3–5 V) rails minimize supply coupling; dual AVDD/AVSS pins reduce ground bounce in high-speed sampling. |
Key Features
| Feature | Design Value |
|---|---|
| On-chip sample-and-hold amplifier | Supports full-scale step acquisition in 125 ns and 25 MHz full-power bandwidth - enables accurate digitization of fast transients in motor current sensing. |
| Dual-reference mode (1 V / 2.5 V) | Configurable via SENSE pin; internal reference eliminates external component count while maintaining ±0.09 LSB input-referred noise at 2.5 V mode. |
| Differential input architecture | Rejects common-mode noise up to 86 dB SFDR; allows dc-coupled single-ended use (VINB = VCM) or ac-coupled differential IF sampling in direct-conversion radios. |
| Low aperture jitter (4 ps rms) | Preserves SNR in high-frequency applications; enables <70 dB SINAD at 1 MHz input with minimal clock cleanup circuitry. |
| Flexible digital interface | Output drivers compatible with 3.3 V or 5 V logic; no level-shifting required when interfacing with modern FPGAs or ARM-based controllers. |
Applications
| Medical Instrumentation | Industrial Data Acquisition |
|---|---|
|
Use Scenario: Digitizing low-amplitude, dc-coupled biosignals (e.g., ECG, EEG) with high common-mode rejection and minimal added noise. IC Role / Device Role / Timing Role: Primary ADC in front-end signal chain; provides 12-bit resolution and 70 dB SINAD at 1 kHz bandwidth while rejecting 50/60 Hz mains interference. Use Value: Internal 2.5 V reference and differential input eliminate need for external precision reference and instrumentation amp, reducing system BOM and board area. |
Use Scenario: Monitoring multi-channel analog sensor outputs (e.g., temperature, pressure, strain) in PLC modules with isolated power and long cable runs. IC Role / Device Role / Timing Role: High-linearity, low-drift ADC for calibrated sensor readout; operates over –40°C to +85°C with ±0.4 LSB INL drift compensation. Use Value: 59 mW power enables dense channel packing without thermal derating; straight binary output simplifies firmware parsing in real-time RTOS environments. |
| Communications Test Equipment | Imaging System Digitization |
|
Use Scenario: Capturing baseband waveforms in handheld spectrum analyzers and vector signal analyzers requiring moderate speed and high dynamic range. IC Role / Device Role / Timing Role: Digitizer stage for IF downconverted signals; leverages 86 dB SFDR and 1.5 MSPS rate for 750 kHz analysis bandwidth. Use Value: Aperture jitter of 4 ps rms preserves SNR without requiring ultra-low-jitter clock sources, lowering system-level timing design complexity. |
Use Scenario: Converting analog video outputs from CCD/CMOS image sensors in document scanners and industrial inspection cameras. IC Role / Device Role / Timing Role: Pixel-rate ADC in line-scan architectures; supports 1.5 MSPS pixel clock with precise 12-bit grayscale fidelity. Use Value: 28-lead SOIC package allows compact layout near sensor; OTR flag detects clipped highlights during auto-exposure adjustment. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 12-bit ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9223AR | 3.0 MSPS max rate, 100 mW typical power, identical pinout and reference architecture | Required for higher-throughput systems such as faster data loggers or multi-channel ultrasound beamformers | Select AD9223AR when system clock budget supports >1.5 MSPS and additional 41 mW power is acceptable for improved time resolution. |
| ADS7822U | 12-bit SAR architecture, 200 kSPS max, 3.3 V only, no internal reference, 8-pin SOIC | Suitable for low-speed, low-power portable devices where pipeline latency is unacceptable | Choose ADS7822U for battery-powered handheld meters needing zero-latency conversion and minimal PCB footprint, not for continuous waveform capture. |
Compared with AD9221AR, AD9223AR offers double the sampling rate at higher power, while ADS7822U trades speed and integrated features for ultra-low power and simplicity-making AD9221AR optimal for cost-sensitive, medium-speed industrial digitization where internal reference and SOIC compatibility are prioritized.
Availability
AD9221AR is available at Aetrix Electronics and suitable for medical instrumentation, industrial data acquisition, and communications test equipment requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for AD9221AR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD9221AR belongs to the AD922x family of monolithic 12-bit pipeline ADCs designed for precision, low-power digitization in space-constrained, thermally demanding applications across industrial, medical, and test equipment markets.
FAQ
What is the maximum sampling rate supported by the AD9221AR?
The AD9221AR supports a maximum conversion rate of 1.5 MSPS, as specified in its datasheet under all operating conditions from –40°C to +85°C. This rate is guaranteed with proper decoupling, stable 5 V AVDD, and compliant clock timing (minimum 667 ns period, 300 ns high/low pulsewidth). Exceeding this rate degrades AC performance and may cause missing codes.
Does the AD9221AR require an external voltage reference?
No, the AD9221AR does not require an external voltage reference. It integrates a programmable internal reference providing either 1 V or 2.5 V output, selected via the SENSE pin. External reference operation is optional and supported through the VREF pin when higher initial accuracy or lower temperature drift is needed beyond the internal reference's ±35 mV tolerance at 2.5 V mode.
How is the out-of-range (OTR) signal used in the AD9221AR?
The OTR signal in the AD9221AR is an active-high, synchronous flag that asserts when the absolute value of the differential input (|VINA – VINB|) exceeds the selected reference voltage (VREF), indicating analog input overflow. It is timed to align with BIT 1 (MSB) and can be used in real-time systems to trigger automatic gain control, saturating alarm logging, or input range reconfiguration without CPU intervention.
Can the AD9221AR operate with a 3.3 V digital supply?
Yes, the AD9221AR supports DVDD from 2.7 V to 5.25 V, including 3.3 V operation. Its digital outputs are fully compatible with 3.3 V logic families: VOH is ≥2.95 V (IOH = 50 µA) and VOL is ≤0.4 V (IOL = 1.6 mA) at 3.3 V DVDD. This allows direct interfacing with 3.3 V FPGAs or microcontrollers without level shifters.
What is the significance of the CAPT and CAPB pins on the AD9221AR?
The CAPT and CAPB pins on the AD9221AR are dedicated noise reduction terminals for the internal voltage reference circuit. They must be connected to 0.1 µF ceramic capacitors tied to AVSS to stabilize the reference and minimize output noise. Omitting these capacitors increases input-referred noise from 0.09 LSB to 0.23 LSB (at 2.5 V reference), directly degrading SINAD and ENOB in precision measurement applications.
AD9221AR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 28-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 1.5M
- Number of Inputs:
- 1
- Input Type:
- Differential, Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- Pipelined
- Reference Type:
- Internal
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 2.7V ~ 5.25V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 28-SOIC
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD9221AR FAQ
1.How can I place an order for AD9221AR through Aetrix?
Please submit a Request for Quotation (RFQ) for AD9221AR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD9221AR reliable?
The price and inventory of AD9221AR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD9221AR is usually 5 days.
3.What payment methods are accepted for AD9221AR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD9221AR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD9221AR?
AD9221AR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD9221AR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD9221AR?
For technical support, including AD9221AR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD9221AR requirements.
6.How does Aetrix verify that AD9221AR is sourced from the original manufacturer or authorized distributors?
All AD9221AR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD9221AR meets industry standards.
7.What is the process for return or replacement of AD9221AR?
All AD9221AR units undergo pre-shipment inspection (PSI). If there is an issue with AD9221AR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD9221AR part is unused and in its original packaging.
Return procedure for AD9221AR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD9221AR Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

