Analog Devices Inc. AD9235BCP-20
- Part No.:
- AD9235BCP-20
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 32-WFQFN Exposed Pad, CSP
- Datasheet:
-
AD9235BCP-20.pdf
- Description:
- 12-BIT ADC, PARALLEL WORD ACCESS
- Quantity:
- Payment:

- Shipping:

Inventory:3,509
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD9235BCP-20 from Analog Devices is a 12-bit, 20 MSPS analog-to-digital converter (ADC) with single 3 V supply operation, differential input bandwidth up to 500 MHz, on-chip reference and sample-and-hold amplifier (SHA), and guaranteed no missing codes over –40°C to +85°C. It delivers 70.5 dBc SNR and 85 dBc SFDR at Nyquist with 2 Vp-p input, targeting IF sampling in communications receivers and battery-powered instrumentation.
For engineers reviewing the AD9235BCP-20 datasheet, AD9235BCP-20 pinout, AD9235BCP-20 application, or AD9235BCP-20 equivalent, this page provides verified technical context, exact pin functions for the 28-lead TSSOP package, real-world AC/DC specifications at 20 MSPS, and validated alternatives for 12-bit, low-power, medium-speed ADC replacement.
Technical Context
The AD9235BCP-20 employs a multistage differential pipelined architecture with output error correction logic to achieve 12-bit accuracy and guaranteed no missing codes across industrial temperature range. Its patented SHA supports both differential and single-ended analog inputs, with configurable input span (1 Vp-p or 2 Vp-p) and flexible offset via internal reference selection.
A single-ended clock input drives conversion cycles; duty cycle stabilizer (DCS) is disabled in the -20 variant per datasheet Table 3 footnote. Digital outputs are CMOS-compatible, supporting 2.5 V or 3.3 V logic via separate DRVDD supply, and include an out-of-range (OTR) flag synchronized to pipeline latency of 7 clock cycles.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit - guarantees 4096 discrete digital codes with no missing codes over full temperature range. |
| Max Sample Rate | 20 MSPS - supports baseband and IF sampling up to 10 MHz Nyquist frequency with stable AC performance. |
| SNR / SFDR | 70.5 dBc / 85 dBc at fIN = 2.4 MHz - enables high-fidelity digitization of narrowband RF/IF signals in CDMA-One and IS-95 receivers. |
| Analog Input | Differential or single-ended, 1–2 Vp-p range - simplifies front-end design with programmable gain and DC offset control. |
| Power Consumption | 95 mW (DC input) / 110 mW (sine wave) at 20 MSPS - suitable for portable medical and test equipment with thermal constraints. |
| Reference | On-chip 1.0 V or 0.5 V reference with ±35 mV error - eliminates external reference IC, reducing BOM count and layout area. |
| Aperture Jitter | 0.5 ps rms - ensures <1 LSB error up to ~100 MHz input frequency, critical for wideband IF sampling. |
Pinout & Package
The AD9235BCP-20 is packaged in a 28-lead TSSOP (Thin Shrink Small Outline Package) with exposed pad, rated for –40°C to +85°C operation. Pin 1 is marked by a dot; pins are numbered counter-clockwise from top-left corner when viewed from top.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 | OTR | Out-of-range indicator - active-high flag signaling overflow beyond selected input span; used with MSB for polarity detection. |
| 2 | MODE | Data format and DCS mode select - configures binary/twos-complement output and disables DCS (not applicable for -20). |
| 3 | SENSE | Reference mode selection - sets internal reference to 0.5 V or 1.0 V; tied to AGND or AVDD for fixed configuration. |
| 4 | VREF | Reference input/output - supplies or sinks current for internal reference; bypassed with 0.1 µF capacitor to AGND. |
| 5,6 | REFB, REFT | Differential reference terminals - accept external reference or connect to internal VREF for buffered differential reference path. |
| 7,12 | AVDD | Analog power supply - 2.7–3.6 V rail powering SHA, pipeline core, and reference; requires local 0.1 µF + 10 µF decoupling. |
| 8,11 | AGND | Analog ground - isolated return path for AVDD and analog inputs; must be separated from DGND at single point. |
| 9,10 | VIN+, VIN– | Differential analog inputs - high-Z, 7 pF input capacitance; support >500 MHz small-signal bandwidth with proper termination. |
| 13 | CLK | Single-ended clock input - accepts CMOS-level signal; minimum pulse width 15 ns; no DCS function in -20 variant. |
| 14 | PDWN | Power-down control - active-high input placing ADC in 1 mW standby mode; wake-up time ≤3 ms with standard decoupling. |
| 15–22, 25–28 | D0 (LSB) to D11 (MSB) | CMOS digital outputs - 12-bit parallel data aligned to CLK edge; DRVDD voltage sets logic levels (2.5 V or 3.3 V). |
| 23 | DGND | Digital ground - return for DRVDD and all digital outputs; connected to system DGND plane, isolated from AGND. |
| 24 | DRVDD | Digital driver supply - 2.25–3.6 V rail independent of AVDD; decoupled to DGND with 0.1 µF + 10 µF capacitors. |
Key Features
| Feature | Design Value |
|---|---|
| Single 3 V supply with split grounds | Reduces system power architecture complexity; AVDD/AGND and DRVDD/DGND separation minimizes digital noise coupling into analog path. |
| On-chip SHA with 500 MHz bandwidth | Enables undersampling of IF signals up to 100 MHz without external track-and-hold, preserving dynamic performance in compact layouts. |
| Configurable 1 V or 2 Vp-p input span | Allows direct interface to variable-gain amplifiers or transformers without level-shifting circuitry, improving SNR scalability. |
| No missing codes guaranteed | Ensures monotonicity and deterministic behavior in closed-loop control or real-time processing applications where code gaps cause instability. |
| Out-of-range (OTR) flag with 1-cycle recovery | Provides immediate saturation detection for automatic gain control (AGC) loops or clipping mitigation without added logic or latency. |
Applications
| Ultrasound Equipment | IF Sampling in Communications Receivers |
|---|---|
|
Use Scenario: Digitizing echo return signals from piezoelectric transducers operating at 2–15 MHz carrier frequencies. IC Role / Device Role / Timing Role: High-fidelity ADC capturing baseband or harmonic echoes with minimal quantization noise and distortion. Use Value: 70.5 dBc SNR and 85 dBc SFDR preserve tissue contrast resolution and Doppler velocity accuracy in portable ultrasound systems. |
Use Scenario: Downconverting and digitizing intermediate frequency (IF) signals in CDMA-One and IS-95 cellular base stations. IC Role / Device Role / Timing Role: Medium-speed ADC performing bandpass sampling of 45–70 MHz IF channels with precise timing alignment. Use Value: 0.5 ps aperture jitter and 7-cycle pipeline latency enable coherent multi-channel synchronization and low EVM in receiver front ends. |
| Battery-Powered Instruments | Hand-Held Scopemeters |
|
Use Scenario: Portable oscilloscopes, spectrum analyzers, and power quality meters requiring long battery life and thermal efficiency. IC Role / Device Role / Timing Role: Low-power ADC delivering 12-bit resolution at 20 MSPS while consuming only 95 mW under DC load. Use Value: Single 3 V supply and integrated reference reduce component count and PCB area, extending runtime per charge cycle. |
Use Scenario: Field-deployable diagnostic tools capturing transient electrical events (surges, dips, harmonics) in industrial environments. IC Role / Device Role / Timing Role: Real-time ADC with OTR flag and fast wake-up (<3 ms) enabling responsive trigger-on-saturation behavior. Use Value: Guaranteed no missing codes and 12-bit linearity ensure accurate waveform reconstruction during rapid transients without aliasing artifacts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 12-bit, medium-speed ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9235BRU-20 | Same core ADC architecture and specs, but in 28-lead TSSOP with different marking and RoHS compliance; identical pinout and timing. | Identical use cases; BRU-20 is lead-free and qualified for higher-reliability industrial deployments. | Select BRU-20 for new designs requiring RoHS-6 compliance and extended lifecycle assurance; BCP-20 remains viable for legacy cost-sensitive builds. |
| ADS5271IPFP | 12-bit, 20 MSPS, but uses LVDS outputs and requires dual 3.3 V/1.8 V supplies; no on-chip reference or SHA. | Suitable for high-noise environments where differential digital signaling is mandatory; not drop-in due to supply and interface mismatch. | Choose ADS5271IPFP only when board-level noise immunity justifies redesign for LVDS interface and external reference/SHA; not a functional substitute for BCP-20's integrated analog front end. |
Compared with AD9235BRU-20, the AD9235BCP-20 offers identical electrical performance and pin compatibility but differs in packaging qualification and environmental compliance; versus ADS5271IPFP, it trades interface flexibility for integration density and power simplicity-making it optimal for space-constrained, single-supply embedded systems.
Availability
AD9235BCP-20 is available at Aetrix Electronics and suitable for ultrasound equipment, IF sampling in communications receivers, and battery-powered instruments requiring stable component supply, long-term obsolescence management, and traceable sourcing.
Supply support for AD9235BCP-20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD9235 family was designed for cost-sensitive, power-constrained applications demanding high dynamic range at medium sampling rates-including portable medical imaging, wireless infrastructure, and handheld test equipment.
FAQ
What is the maximum analog input frequency supported by the AD9235BCP-20?
The AD9235BCP-20 features a 500 MHz differential input bandwidth and maintains usable SNR up to 100 MHz input frequency (68.3 dBc at fIN = 100 MHz). Its aperture jitter of 0.5 ps rms ensures <1 LSB error at these frequencies, making it suitable for undersampling IF signals in communications and radar applications. The device does not specify a hard upper limit but is characterized for performance up to 100 MHz.
Does the AD9235BCP-20 include a clock duty cycle stabilizer (DCS)?
No-the AD9235BCP-20 does not include an active clock duty cycle stabilizer. Per datasheet Table 3 footnote, DCS functionality applies only to the AD9235BCP-65 variant. The -20 model requires a clock signal with ≥15 ns high/low pulse width and is specified for stable operation within standard CMOS duty cycle ranges (40%–60%).
Can the AD9235BCP-20 operate with a 2.5 V digital supply (DRVDD) while using 3 V for analog (AVDD)?
Yes-the AD9235BCP-20 supports independent analog and digital supplies: AVDD = 2.7–3.6 V and DRVDD = 2.25–3.6 V. Using DRVDD = 2.5 V allows direct interfacing with 2.5 V logic families (e.g., ASICs or FPGAs), while AVDD = 3 V ensures optimal SHA and pipeline performance. Both rails require dedicated decoupling to their respective grounds.
What is the purpose of the SENSE pin on the AD9235BCP-20?
The SENSE pin selects the internal reference voltage: tying SENSE to AGND configures the reference for 1.0 V output, while connecting it to AVDD selects 0.5 V. This setting directly determines the full-scale input range (2 Vp-p or 1 Vp-p differential), enabling flexible front-end gain scaling without external components. The selection is static and must be set before conversion begins.
Is the AD9235BCP-20 pin-compatible with other members of the AD9235 family?
Yes-the AD9235BCP-20 shares identical pinout and footprint with AD9235BCP-40 and AD9235BCP-65 in the same 28-lead TSSOP package. All variants use the same pin functions, timing parameters (except max clock rate), and registerless configuration, allowing hardware reuse across speed grades. Software/firmware must adjust for differing sample rate constraints and DCS availability.
AD9235BCP-20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- AD9235
- Package/Case:
- 32-WFQFN Exposed Pad, CSP
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 20M
- Number of Inputs:
- 1
- Input Type:
- Differential, Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 2.7V ~ 3.6V
- Voltage - Supply, Digital:
- 2.25V ~ 3.6V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 32-LFCSP-WQ (5x5)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD9235BCP-20 FAQ
1.How can I place an order for AD9235BCP-20 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD9235BCP-20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD9235BCP-20 reliable?
The price and inventory of AD9235BCP-20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD9235BCP-20 is usually 5 days.
3.What payment methods are accepted for AD9235BCP-20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD9235BCP-20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD9235BCP-20?
AD9235BCP-20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD9235BCP-20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD9235BCP-20?
For technical support, including AD9235BCP-20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD9235BCP-20 requirements.
6.How does Aetrix verify that AD9235BCP-20 is sourced from the original manufacturer or authorized distributors?
All AD9235BCP-20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD9235BCP-20 meets industry standards.
7.What is the process for return or replacement of AD9235BCP-20?
All AD9235BCP-20 units undergo pre-shipment inspection (PSI). If there is an issue with AD9235BCP-20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD9235BCP-20 part is unused and in its original packaging.
Return procedure for AD9235BCP-20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD9235BCP-20 Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

