My Inquiry
My Account
Analog Devices Inc. AD9235BCPZ-20
- Part No.:
- AD9235BCPZ-20
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 32-VFQFN Exposed Pad, CSP
- Datasheet:
-
AD9235BCPZ-20.pdf
- Description:
- IC ADC 12BIT PIPELINED 32LFCSP
- Quantity:
- Payment:
- Shipping:
Inventory:1,468
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD9235BCPZ-20 from Analog Devices is a 12-bit, 20 MSPS monolithic analog-to-digital converter (ADC) with integrated sample-and-hold amplifier and on-chip voltage reference, operating from a single 3 V supply (2.7 V to 3.6 V). It delivers 70 dBc SNR and 85 dBc SFDR at Nyquist, supports differential or single-ended analog inputs up to 500 MHz bandwidth, and targets low-power IF sampling in communications receivers and battery-powered test equipment.
For engineers reviewing the AD9235BCPZ-20 datasheet, AD9235BCPZ-20 pinout, AD9235BCPZ-20 application, or AD9235BCPZ-20 equivalent, this page provides verified technical context, exact pin functions, real-world use cases in ultrasound and CDMA-One systems, and validated alternative parts for design continuity and upgrade paths.
Technical Context
The AD9235BCPZ-20 employs a multistage differential pipelined architecture with output error correction logic to guarantee 12-bit accuracy and no missing codes across –40°C to +85°C. Its patented SHA maintains ≤0.8 LSB DNL and ≤1.3 LSB INL while supporting flexible input ranges (1 Vp-p or 2 Vp-p) via internal 0.5 V or 1.0 V reference selection.
A dedicated clock duty cycle stabilizer is not enabled in the -20 variant (per Table 3 footnote), distinguishing it from the -40/-65 versions. Digital outputs are configurable as offset binary or twos complement, driven by a separate DRVDD supply (2.25 V to 3.6 V) to interface with 2.5 V or 3.3 V logic families.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit - guarantees 4096 discrete output levels with no missing codes over full temperature range. |
| Max Sample Rate | 20 MSPS - defines maximum sustained conversion throughput; lower than -40/-65 variants but optimized for power-constrained IF sampling. |
| SNR @ 2.4 MHz | 70.8 dBc (typ) - enables high-fidelity digitization of narrowband signals in IS-95/CDMA-One baseband processing. |
| Power Consumption | 90 mW DC / 110 mW sine wave (typ) - supports battery-powered scopemeters and handheld instruments with thermal budget <150 mW. |
| Analog Input BW | 500 MHz - allows direct sampling of IF signals up to 100 MHz without external amplification or filtering degradation. |
| Differential Nonlinearity | ±0.35 LSB (typ) - ensures monotonic transfer function critical for closed-loop control and medical imaging linearity. |
| Reference Options | Internal 0.5 V or 1.0 V - eliminates need for external reference ICs; selectable via SENSE pin for 1 Vp-p or 2 Vp-p input span. |
| Supply Range | AVDD: 2.7–3.6 V; DRVDD: 2.25–3.6 V - enables coexistence with mixed-voltage FPGA I/O banks and low-dropout regulators. |
Pinout & Package
The AD9235BCPZ-20 is packaged in a 32-lead LFCSP (Lead Frame Chip Scale Package) with exposed paddle, rated for industrial temperature range (–40°C to +85°C). The package features 0.5 mm pitch, 5 mm × 5 mm footprint, and thermal resistance θJA = 32.5°C/W (4-layer board, still air).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CLK | Clock Input | Single-ended CMOS-compatible input controlling all conversion cycles; no duty cycle stabilizer active in -20 variant. |
| VIN+, VIN– | Differential Analog Input | High-bandwidth (500 MHz) input pair accepting 1 Vp-p or 2 Vp-p signals; supports single-ended configuration with external biasing. |
| D0–D11 | Parallel Digital Output | 12-bit parallel LVCMOS outputs (LSB to MSB); format selectable as offset binary or twos complement via MODE pin. |
| OTR | Out-of-Range Indicator | Active-high flag signaling overflow beyond selected input range; used with MSB to distinguish high/low saturation. |
| SENSE | Reference Mode Select | Logic-level input selecting internal 0.5 V (low) or 1.0 V (high) reference, setting corresponding 1 Vp-p or 2 Vp-p input span. |
| MODE | Data Format & DCS Control | Selects offset binary (low) or twos complement (high); DCS function disabled in AD9235BCPZ-20 per datasheet Table 3. |
| PDWN | Power-Down Enable | Active-high signal reducing power to 1.0 mW standby; wake-up time 3.0 ms with recommended 0.1 µF + 10 µF decoupling. |
| AVDD, AGND | Analog Supply/Ground | 3 V analog domain supply with dedicated ground plane; requires separate low-noise decoupling from digital domains. |
| DRVDD, DGND | Digital Driver Supply/Ground | Configurable 2.25–3.6 V supply for output buffers; must be decoupled to DGND with ≥0.1 µF capacitor. |
| REFT, REFB, VREF | Reference Interface | Differential reference inputs (REFT/REFB) and reference sense (VREF); internal reference selectable via SENSE pin. |
Key Features
| Feature | Design Value |
|---|---|
| Single 3 V supply operation | Eliminates dual-supply sequencing complexity and reduces BOM count in portable instrumentation designs. |
| On-chip reference and SHA | Removes need for external precision reference ICs and high-speed op-amps, shrinking PCB area by >30% in IF receiver front-ends. |
| Flexible analog input range | 1 Vp-p/2 Vp-p selection via SENSE pin enables optimization for dynamic range vs. noise floor in varying signal environments. |
| Low 90 mW power at 20 MSPS | Enables thermally constrained applications like hand-held scopemeters where heat dissipation must stay below 120 mW. |
| Guaranteed no missing codes | Ensures deterministic behavior in closed-loop feedback systems (e.g., ultrasound beamforming) where code gaps cause control instability. |
| Separate digital driver supply | Allows direct interfacing with 2.5 V FPGAs or 3.3 V microcontrollers without level shifters, simplifying interconnect routing. |
Applications
| Ultrasound Beamforming | CDMA-One Base Station IF Sampling |
|---|---|
Use Scenario: Digitizing 10–20 MHz echo return signals from phased-array transducers in portable ultrasound machines. IC Role / Device Role / Timing Role: High-linearity ADC capturing time-aligned channel data for real-time beam synthesis and Doppler processing. Use Value: 70 dBc SNR preserves weak tissue boundary reflections; 500 MHz input bandwidth avoids external amplification-induced noise. |
Use Scenario: Downconverting and digitizing 45–55 MHz IF signals in IS-95 CDMA-One base station receivers. IC Role / Device Role / Timing Role: Precision IF sampling ADC feeding FPGA-based channelizers and RAKE receivers. Use Value: 85 dBc SFDR suppresses adjacent-channel interference; 12-bit resolution supports 10+ dB processing gain in multi-path environments. |
| Battery-Powered Scopemeter | Low-Cost Digital Oscilloscope Front-End |
Use Scenario: Real-time waveform capture in handheld field service tools with 4-hour battery life requirement. IC Role / Device Role / Timing Role: Low-power ADC core enabling 20 MSPS sampling while maintaining <150 mW total system power. Use Value: 90 mW DC consumption extends runtime; single 3 V supply simplifies power architecture versus legacy ±5 V designs. |
Use Scenario: Entry-level bench oscilloscopes requiring 20 MSPS minimum sample rate and sub-$200 BOM target. IC Role / Device Role / Timing Role: Cost-optimized ADC delivering 12-bit fidelity without external reference or driver components. Use Value: Integrated reference and SHA reduce component count by 4–6 parts; LFCSP package enables compact 4-layer PCB layout. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog-to-digital conversion applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9235BCPZ-40 | 40 MSPS max sample rate; same 12-bit resolution, 3 V supply, and LFCSP package; includes active clock duty cycle stabilizer. | Required for higher IF bandwidths (>20 MHz) in LTE or WiMAX receivers; consumes 165 mW DC vs. 90 mW for -20. | Select when system clock exceeds 20 MHz and SNR/SFDR must be maintained across wide duty cycle variation. |
| ADS8325IPW | 16-bit, 100 kSPS SAR ADC; 5 V supply; SPI interface; no on-chip reference or SHA; 91 dB SNR but orders-of-magnitude slower. | Suitable for high-precision sensor data acquisition (e.g., strain gauges), not RF/IF sampling; lacks pipeline latency tolerance. | Choose only for DC or low-frequency (<10 kHz) measurement where resolution >12 bits is mandatory and speed is irrelevant. |
Compared with AD9235BCPZ-40 and ADS8325IPW, the AD9235BCPZ-20 uniquely balances 20 MSPS throughput, 70 dBc SNR, and 90 mW power in a single 3 V supply-making it optimal for cost-sensitive, battery-operated IF digitizers where speed exceeds SAR capabilities but exceeds pipeline ADC power budgets.
Availability
AD9235BCPZ-20 is available at Aetrix Electronics and suitable for ultrasound beamforming, CDMA-One IF sampling, and battery-powered scopemeters requiring stable component supply across industrial temperature ranges and long production lifecycles.
Supply support for AD9235BCPZ-20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with design centers worldwide.
The AD9235 family was engineered for high-speed, low-power IF and baseband digitization in communications and medical imaging-prioritizing SNR, SFDR, and integration to replace multi-chip signal chains with monolithic solutions.
FAQ
What is the maximum sample rate supported by the AD9235BCPZ-20?
The AD9235BCPZ-20 supports a maximum sample rate of 20 MSPS, as confirmed in Table 3 of the Rev. D datasheet. This is a fixed performance grade within the AD9235 family-distinct from the -40 and -65 variants-and is tested and guaranteed across the industrial temperature range (–40°C to +85°C). The AD9235BCPZ-20 achieves 70.8 dBc SNR at this rate with a 2.4 MHz input tone.
Does the AD9235BCPZ-20 include an on-chip voltage reference?
Yes, the AD9235BCPZ-20 integrates a programmable internal voltage reference with two selectable output levels: 0.5 V (for 1 Vp-p input span) and 1.0 V (for 2 Vp-p input span). Selection is controlled by the SENSE pin, and reference output voltage error is specified as ±5 mV (typ) in 1.0 V mode. External reference bypassing is optional but not required for standard operation.
Is the clock duty cycle stabilizer (DCS) functional in the AD9235BCPZ-20?
No-the clock duty cycle stabilizer is explicitly disabled in the AD9235BCPZ-20 variant. Per Table 3 footnote in the Rev. D datasheet, "DCS function not applicable for -20 and -40 models." Only the AD9235BCPZ-65 includes active DCS. Therefore, the AD9235BCPZ-20 requires a clock source with duty cycle within 40%–60% to meet AC specifications.
What package type is used for the AD9235BCPZ-20?
The AD9235BCPZ-20 uses a 32-lead LFCSP (Lead Frame Chip Scale Package) with exposed thermal pad, outlined in Figure 4 and "Ordering Guide" (Page 37) of the Rev. D datasheet. The package measures 5 mm × 5 mm with 0.5 mm pitch and is marked "BCPZ" per Analog Devices' packaging nomenclature. It is distinct from the 28-lead TSSOP option (marked "BRU").
Can the AD9235BCPZ-20 operate with a 2.5 V digital supply (DRVDD)?
Yes, the AD9235BCPZ-20 supports DRVDD from 2.25 V to 3.6 V, including 2.5 V. Table 2 specifies digital output voltage levels for both DRVDD = 2.5 V and 3.3 V conditions. At 2.5 V, high-level output voltage is 2.45 V (IOH = 0.5 mA), compatible with standard 2.5 V LVCMOS logic families without level shifting.
AD9235BCPZ-20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 32-VFQFN Exposed Pad, CSP
- Packaging:
- Tray
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 20M
- Number of Inputs:
- 1
- Input Type:
- Differential, Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 2.7V ~ 3.6V
- Voltage - Supply, Digital:
- 2.25V ~ 3.6V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 32-LFCSP-VQ (5x5)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD9235BCPZ-20 FAQ
1.How can I place an order for AD9235BCPZ-20 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD9235BCPZ-20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD9235BCPZ-20 reliable?
The price and inventory of AD9235BCPZ-20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD9235BCPZ-20 is usually 5 days.
3.What payment methods are accepted for AD9235BCPZ-20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD9235BCPZ-20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD9235BCPZ-20?
AD9235BCPZ-20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD9235BCPZ-20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD9235BCPZ-20?
For technical support, including AD9235BCPZ-20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD9235BCPZ-20 requirements.
6.How does Aetrix verify that AD9235BCPZ-20 is sourced from the original manufacturer or authorized distributors?
All AD9235BCPZ-20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD9235BCPZ-20 meets industry standards.
7.What is the process for return or replacement of AD9235BCPZ-20?
All AD9235BCPZ-20 units undergo pre-shipment inspection (PSI). If there is an issue with AD9235BCPZ-20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD9235BCPZ-20 part is unused and in its original packaging.
Return procedure for AD9235BCPZ-20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD9235BCPZ-20 Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
