Analog Devices Inc. AD9236BCPZ-80
- Part No.:
- AD9236BCPZ-80
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 32-WFQFN Exposed Pad, CSP
- Datasheet:
-
AD9236BCPZ-80.pdf
- Description:
- IC ADC 12BIT PIPELINED 32LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:3,676
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD9236BCPZ-80 from Analog Devices is a 12-bit, 80 MSPS analog-to-digital converter (ADC) operating from a single 3 V supply (2.7 V to 3.6 V), featuring differential input with 500 MHz bandwidth, on-chip reference and sample-and-hold, and clock duty cycle stabilizer. It delivers SNR = 70.4 dBc and SFDR = 87.8 dBc at 40 MHz input, with DNL = ±0.4 LSB, targeting IF sampling in communications receivers and medical ultrasound systems.
For engineers reviewing the AD9236BCPZ-80 datasheet, AD9236BCPZ-80 pinout, AD9236BCPZ-80 application, or AD9236BCPZ-80 equivalent, key selection considerations include its 80 MSPS sampling rate, 3 V single-supply operation, differential analog input interface, out-of-range (OTR) flag, and LFCSP-32 package thermal performance (θJC = 32.7°C/W).
Technical Context
The AD9236BCPZ-80 employs a multistage differential pipelined architecture with 4-bit first stage, eight 1.5-bit stages, and final 3-bit flash ADC, incorporating output error correction logic to guarantee no missing codes over −40°C to +85°C. Its patented sample-and-hold amplifier supports both differential and single-ended configurations with 100 MHz full-power bandwidth.
It integrates a clock duty cycle stabilizer (DCS) that maintains SNR and SFDR across wide clock duty cycle variations, and features separate analog (AVDD) and digital driver (DRVDD) supplies to support 2.5 V or 3.3 V logic families. The OTR signal provides overflow detection synchronized to the pipeline latency of 7 clock cycles.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit - guarantees 4096 discrete output codes with guaranteed no missing codes over full temperature range. |
| Sampling Rate | 80 MSPS - enables digitization of IF signals up to 40 MHz (Nyquist) with sufficient margin for anti-aliasing filter design. |
| SNR @ 40 MHz | 70.4 dBc - defines minimum detectable signal level relative to full-scale sine wave, critical for dynamic range in WCDMA/CDMA receivers. |
| SFDR @ 40 MHz | 87.8 dBc - determines spurious-free signal fidelity, essential for multi-carrier communication systems like CDMA-2000. |
| DNL | ±0.4 LSB - ensures monotonic transfer function and prevents code ambiguities in closed-loop control or imaging applications. |
| Input Bandwidth | 500 MHz - supports high-frequency analog inputs including undersampled RF/IF signals without external amplification. |
| Power Consumption | 366 mW at 80 MSPS - enables battery-powered instruments and handheld scopemeters with thermal management feasibility in LFCSP-32. |
| Aperture Jitter | 0.3 ps rms - limits sampling uncertainty, directly constraining achievable SNR at high input frequencies (>50 MHz). |
Pinout & Package
The AD9236BCPZ-80 is packaged in a 32-lead LFCSP (CP-32-7) with exposed paddle, requiring soldering to PCB ground plane for optimal thermal performance (θJC = 32.7°C/W) and reliability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CLK | Clock Input | Rising-edge–triggered conversion control; accepts wide-duty-cycle clocks due to integrated duty cycle stabilizer. |
| VIN+, VIN− | Differential Analog Input | High-bandwidth (500 MHz) fully differential interface supporting 1 Vp-p to 2 Vp-p input ranges with flexible common-mode setup. |
| D0–D11 | Parallel Digital Output | 12-bit straight binary or twos complement data bus; driven by separate DRVDD supply (2.25 V to 3.6 V) for logic-level compatibility. |
| OTR | Out-of-Range Indicator | Active-high flag signaling overflow beyond selected input range; used with MSB to distinguish low/high saturation events. |
| MODE | Data Format & DCS Control | Selects output format (offset binary/twos complement) and enables/disables clock duty cycle stabilizer functionality. |
| SENSE, VREF, REFT, REFB | Reference Interface | Supports internal 1.0 V or 0.5 V reference, or external differential reference; SENSE selects reference source mode. |
| AVDD, AGND | Analog Power/Ground | 3 V analog supply with dedicated ground planes required to maintain SNR/SFDR performance and minimize coupling noise. |
| DRVDD, DGND | Digital Driver Supply/Ground | Independent 2.5 V or 3.3 V supply isolates digital switching noise from analog section, enabling mixed-voltage system integration. |
Key Features
| Feature | Design Value |
|---|---|
| Single 3 V supply with dual-rail outputs | Eliminates need for multiple voltage rails while supporting 2.5 V or 3.3 V logic families via independent DRVDD pin. |
| On-chip sample-and-hold with 500 MHz BW | Enables direct digitization of IF signals up to 100 MHz without external amplifiers or buffers in undersampling architectures. |
| Integrated clock duty cycle stabilizer (DCS) | Maintains 70.4 dBc SNR and 87.8 dBc SFDR even with 30%–70% clock duty cycle, relaxing clock generation requirements. |
| Guaranteed no missing codes | Ensures monotonicity and deterministic behavior in real-time control loops, medical imaging pixel processing, and spectral analysis. |
| Flexible reference configuration | Supports internal 0.5 V/1.0 V references or external differential reference, simplifying system-level reference design and calibration. |
| Low 366 mW power at 80 MSPS | Reduces thermal load in compact enclosures such as hand-held scopemeters and portable DTV subsystems. |
Applications
| High-End Medical Imaging Equipment | IF Sampling in Communications Receivers |
|---|---|
Use Scenario: Digitizing ultrasound echo return signals in portable or cart-based imaging systems with real-time beamforming. IC Role / Device Role / Timing Role: High-speed ADC capturing baseband or IF ultrasound data streams at ≥40 MSPS with low aperture jitter to preserve image resolution. Use Value: 70.4 dBc SNR and 0.3 ps rms jitter enable accurate amplitude and phase reconstruction of weak echo signals across wide dynamic range. | Use Scenario: Downconverting and digitizing intermediate frequency (IF) signals in WCDMA/CDMA-2000 base stations and test equipment. IC Role / Device Role / Timing Role: Direct IF sampling ADC interfacing with quadrature demodulators, providing parallel 12-bit output synchronized to system clock. Use Value: 87.8 dBc SFDR suppresses adjacent channel interference in dense multi-carrier environments, meeting 3GPP spectral mask requirements. |
| Battery-Powered Instruments | DTV Subsystems |
Use Scenario: Portable oscilloscopes and scopemeters requiring high-fidelity waveform capture with extended battery life. IC Role / Device Role / Timing Role: Core digitizer converting analog probe inputs into time-domain samples at 80 MSPS with minimal power overhead. Use Value: 366 mW total power and single 3 V supply simplify power architecture, enabling >4-hour runtime on Li-ion packs without active cooling. | Use Scenario: Digitizing analog video or transport stream interfaces in digital television tuners and set-top boxes. IC Role / Device Role / Timing Role: ADC front-end for composite video digitization or IF demodulation in ATSC/QAM receivers. Use Value: Differential input rejects common-mode noise from noisy digital SoCs, while 12-bit resolution preserves luminance/chrominance fidelity in SD/HD video paths. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog-to-digital conversion applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9235BCPZ-80 | 12-bit, 80 MSPS, same LFCSP-32 package but lacks on-chip voltage reference; requires external reference. | Suitable where system already provides precision external reference and board space allows discrete component placement. | Choose AD9235BCPZ-80 when reference accuracy and drift are controlled externally, reducing BOM count for reference ICs. |
| AD9245BCPZ-80 | 14-bit, 80 MSPS, pin-compatible with AD9236BCPZ-80 but higher resolution and 500 mW power consumption. | Used in applications demanding higher ENOB (e.g., MRI gradient control) where extra 2 bits justify added power and cost. | Select AD9245BCPZ-80 only when system SNR requirement exceeds 70.4 dBc and thermal budget permits +134 mW dissipation. |
Compared with AD9236BCPZ-80, AD9235BCPZ-80 trades integrated reference for lower cost and identical speed, while AD9245BCPZ-80 increases resolution at the expense of power and thermal headroom-neither offers pin-to-pin replacement without verifying reference and thermal design changes.
Availability
AD9236BCPZ-80 is available at Aetrix Electronics and suitable for high-end medical imaging equipment, IF sampling in communications receivers, and battery-powered instruments requiring stable component supply across industrial temperature range (−40°C to +85°C).
Supply support for AD9236BCPZ-80 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global semiconductor company specializing in high-performance analog, mixed-signal, and digital signal processing technologies for precision measurement and signal chain applications.
The AD9236 product line delivers high-speed, low-power ADCs optimized for communications infrastructure, medical imaging, and portable test equipment where SNR, SFDR, and thermal efficiency are critical design constraints.
FAQ
What is the maximum analog input frequency supported by the AD9236BCPZ-80?
The AD9236BCPZ-80 supports analog input frequencies up to 100 MHz at full performance, as confirmed by its patented sample-and-hold amplifier bandwidth specification. At 70 MHz input, it maintains SNR = 67.8 dBc and SFDR = 73.2 dBc per datasheet Table 2, making it suitable for undersampling applications in IF receiver architectures where input frequencies exceed the Nyquist limit of 40 MHz.
Does the AD9236BCPZ-80 require an external voltage reference?
No, the AD9236BCPZ-80 includes an on-chip voltage reference configurable for 0.5 V or 1.0 V output, eliminating the need for external reference components in most designs. The SENSE pin selects reference mode, and VREF/REFT/REFB pins support either internal reference operation or external differential reference connection, as detailed in the Functional Block Diagram and Pin Descriptions sections of the Rev. C datasheet.
What is the purpose of the OTR pin on the AD9236BCPZ-80?
The OTR (Out-of-Range) pin on the AD9236BCPZ-80 is an active-high indicator that signals when the analog input exceeds the selected full-scale range. It operates synchronously with the 7-cycle pipeline latency and is intended to be used alongside the MSB to determine whether overflow is positive or negative, enabling robust saturation handling in real-time signal processing chains without requiring post-processing validation.
Can the AD9236BCPZ-80 operate with a 2.5 V digital supply?
Yes, the AD9236BCPZ-80 supports a 2.5 V digital output driver supply (DRVDD) as specified in Table 3 of the datasheet, delivering valid logic levels: high-level output voltage ≥2.45 V (IOH = 0.5 mA) and low-level output voltage ≤0.2 V (IOL = 1.6 mA). This allows direct interfacing with 2.5 V FPGA or ASIC I/O banks without level-shifting circuitry.
Is the AD9236BCPZ-80 pin-compatible with other members of the AD92xx family?
Yes, the AD9236BCPZ-80 is pin-compatible with AD9215BCPZ-80, AD9235BCPZ-80, and AD9245BCPZ-80 in the LFCSP-32 package, as stated in Product Highlights #4 of the datasheet. This enables simplified migration between 10-bit, 12-bit, and 14-bit variants at identical 80 MSPS sampling rates, though reference configuration, power consumption, and AC performance differ across variants.
AD9236BCPZ-80 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 32-WFQFN Exposed Pad, CSP
- Packaging:
- Tray
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 80M
- Number of Inputs:
- 1
- Input Type:
- Differential, Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 2.7V ~ 3.6V
- Voltage - Supply, Digital:
- 2.25V ~ 3.6V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 32-LFCSP-WQ (5x5)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD9236BCPZ-80 FAQ
1.How can I place an order for AD9236BCPZ-80 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD9236BCPZ-80 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD9236BCPZ-80 reliable?
The price and inventory of AD9236BCPZ-80 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD9236BCPZ-80 is usually 5 days.
3.What payment methods are accepted for AD9236BCPZ-80?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD9236BCPZ-80 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD9236BCPZ-80?
AD9236BCPZ-80 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD9236BCPZ-80 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD9236BCPZ-80?
For technical support, including AD9236BCPZ-80 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD9236BCPZ-80 requirements.
6.How does Aetrix verify that AD9236BCPZ-80 is sourced from the original manufacturer or authorized distributors?
All AD9236BCPZ-80 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD9236BCPZ-80 meets industry standards.
7.What is the process for return or replacement of AD9236BCPZ-80?
All AD9236BCPZ-80 units undergo pre-shipment inspection (PSI). If there is an issue with AD9236BCPZ-80, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD9236BCPZ-80 part is unused and in its original packaging.
Return procedure for AD9236BCPZ-80:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD9236BCPZ-80 Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

