Analog Devices Inc. AD9238BCPZ-20
- Part No.:
- AD9238BCPZ-20
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 64-VFQFN Exposed Pad, CSP
- Datasheet:
-
AD9238BCPZ-20.pdf
- Description:
- IC ADC 12BIT PIPELINED 64LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:4,747
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD9238BCPZ-20 from Analog Devices is a dual-channel, 12-bit, 20 MSPS analog-to-digital converter (ADC) fabricated in advanced CMOS, featuring integrated sample-and-hold amplifiers, on-chip voltage reference, and differential input with 500 MHz bandwidth. It operates from a single 3 V supply (2.7 V–3.6 V), delivers 70.4 dB SNR at 2.4 MHz input, supports offset binary or twos complement output format, and targets IF sampling in communications receivers.
For engineers reviewing the AD9238BCPZ-20 datasheet, AD9238BCPZ-20 pinout, AD9238BCPZ-20 application, or AD9238BCPZ-20 equivalent, this page provides verified specifications, validated pin functions for the 64-lead LFCSP package, confirmed dual-channel timing performance at 20 MSPS, and real-world application context for ultrasound and battery-powered instrumentation.
Technical Context
The AD9238BCPZ-20 employs a multistage differential pipelined architecture with output error correction logic to guarantee 12-bit accuracy and no missing codes across −40°C to +85°C. Its dual SHA enables flexible analog input configurations-including differential and single-ended-while maintaining >85 dB crosstalk immunity at 10 MHz.
It features a clock duty cycle stabilizer (DCS) that preserves AC performance over wide duty cycle variation, and supports multiplexed data output via MUX_SELECT to reduce interface complexity. Digital outputs are CMOS-compatible with DRVDD = 2.25 V–3.6 V and pipeline latency fixed at 7 clock cycles.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit - guarantees monotonicity and no missing codes over full industrial temperature range. |
| Max Sample Rate | 20 MSPS - defines maximum sustained conversion throughput per channel; determines Nyquist bandwidth of 10 MHz. |
| SNR @ 2.4 MHz | 70.4 dB - measured with −0.5 dBFS differential sine input; sets dynamic range limit for baseband signal capture. |
| Input Bandwidth | 500 MHz - 3 dB small-signal bandwidth of differential SHA; supports undersampling of IF signals up to ~200 MHz. |
| Power Consumption | 180 mW total (190 mW with sine input) - includes both analog and digital supplies; enables low-power portable designs. |
| Crosstalk | −85 dB - channel-to-channel isolation at fIN = 10 MHz; critical for simultaneous dual-channel acquisition integrity. |
| Analog Supply | 2.7 V–3.6 V AVDD - single-supply operation simplifies power design; compatible with standard 3 V LDOs. |
Pinout & Package
The AD9238BCPZ-20 is housed in a Pb-free, 64-lead LFCSP (Lead Frame Chip Scale Package) with exposed thermal pad requiring connection to AGND. Package dimensions: 9 mm × 9 mm × 0.85 mm, 0.5 mm pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN+_A / VIN−_A | Differential analog input for Channel A | Accepts 1 Vp-p or 2 Vp-p full-scale differential signal; high-impedance input (7 pF) optimized for transformer or op-amp drive. |
| CLK_A / CLK_B | Independent sampling clocks per channel | Enable asynchronous or synchronous dual-channel sampling; each clock controls its own SHA and conversion cycle. |
| D0_A–D11_A / D0_B–D11_B | 12-bit parallel CMOS data outputs | Output straight binary or twos complement based on DFS pin; OEB_A/OEB_B control high-Z state per port. |
| PDWN_A / PDWN_B | Channel power-down control | Logic 1 disables respective ADC channel (outputs static, not high-Z); reduces power by ~90 mW per channel at 20 MSPS. |
| OTR_A / OTR_B | Out-of-range indicator | Active-high flag signaling overflow/underflow; used with MSB to distinguish high vs. low saturation events. |
| SHARED_REF | Reference mode select | High = shared reference between channels (reduces component count); Low = independent reference per channel (maximizes channel isolation). |
Key Features
| Feature | Design Value |
|---|---|
| Dual 12-bit ADC with error correction | Guarantees no missing codes and ≤±0.35 LSB DNL across −40°C to +85°C at 20 MSPS - essential for metrology-grade linearity. |
| Integrated voltage reference | 1.0 V internal reference with ±35 mV error over temperature; eliminates external reference IC and associated layout sensitivity. |
| Flexible analog input range | Configurable 1 Vp-p or 2 Vp-p full-scale differential input - supports direct RF sampling or baseband interfacing without gain stages. |
| Clock duty cycle stabilizer (DCS) | Compensates for clock duty cycle from 30% to 70% - allows use of non-50% clocks (e.g., from PLLs or dividers) without SNR/SFDR degradation. |
| Multiplexed data output option | Enables single-port readout via MUX_SELECT - reduces FPGA I/O count and PCB routing complexity in space-constrained systems. |
Applications
| Ultrasound Beamforming | IF Sampling Receiver |
|---|---|
Use Scenario: Simultaneous digitization of multiple transducer channel echoes in portable ultrasound systems. IC Role / Device Role / Timing Role: Dual-channel ADC captures time-aligned echo returns with <1 ps aperture jitter, enabling precise phase-coherent beam synthesis. Use Value: 85 dB crosstalk prevents channel bleed-through during multi-line acquisition; 20 MSPS supports 10 MHz receive bandwidth with oversampling for noise shaping. |
Use Scenario: Direct digitization of 70–150 MHz IF signals in CDMA2000/WiMAX base stations and software-defined radios. IC Role / Device Role / Timing Role: High-input-bandwidth ADC performs undersampling of bandpass signals; DCS ensures stable performance despite variable clock sources. Use Value: 500 MHz SHA bandwidth enables clean capture of 100 MHz IF tones; 70.4 dB SNR maintains EVM <1.5% at 64-QAM modulation. |
| Battery-Powered Scopemeter | Low-Cost Digital Oscilloscope |
Use Scenario: Hand-held scopemeters requiring dual-channel acquisition with >10 MHz analog bandwidth and >60 dB dynamic range. IC Role / Device Role / Timing Role: Dual ADC serves as front-end digitizer with independent clocking for time-skew calibration and interleaved sampling modes. Use Value: 180 mW total power enables >4 hours runtime on 3.7 V Li-ion; 12-bit resolution supports 2.5 ns/div timebase with interpolation. |
Use Scenario: Entry-level benchtop oscilloscopes needing cost-effective dual-channel 100 MS/s-equivalent sampling via time-interleaving. IC Role / Device Role / Timing Role: Two synchronized AD9238BCPZ-20 units operate in interleaved mode to achieve effective 40 MSPS per channel with matched gain/offset. Use Value: Pin-compatible upgrade path from AD9248-20 allows reuse of layout; shared-ref mode minimizes reference drift between channels. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9248BCPZ-20 | 14-bit resolution, identical 20 MSPS speed and 64-lead LFCSP package; higher SNR (74 dB) but 330 mW power at 20 MSPS. | Better dynamic range for precision instrumentation; less suitable for ultra-low-power battery operation. | Select AD9248BCPZ-20 when ENOB >11.5 bits is required and power budget allows +150 mW. |
| ADS62P49IRGCT | 14-bit, dual 250 MSPS, 64-lead QFN; requires separate reference and 1.8 V/3.3 V dual supplies; no integrated DCS. | Targets wideband IF sampling (>100 MHz) and high-speed test equipment; lacks on-chip reference and crosstalk immunity optimization. | Choose ADS62P49IRGCT only when >100 MSPS aggregate throughput is mandatory and board space permits external reference design. |
Compared with AD9238BCPZ-20, AD9248BCPZ-20 trades 150 mW extra power for +4 dB SNR and two additional bits, while ADS62P49IRGCT sacrifices integration and crosstalk performance for raw speed-making AD9238BCPZ-20 optimal for balanced IF sampling where power, integration, and channel isolation are jointly constrained.
Availability
AD9238BCPZ-20 is available at Aetrix Electronics and suitable for ultrasound beamforming, IF sampling receivers, and battery-powered scopemeters requiring stable component supply, long-term lifecycle support, and guaranteed industrial temperature grade performance.
Supply support for AD9238BCPZ-20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with R&D and manufacturing infrastructure spanning North America, Europe, and Asia.
The AD9238 product line delivers dual-channel, low-power, high-SNR ADCs optimized for communications infrastructure, medical imaging, and portable test equipment-designed to replace discrete ADC + reference + driver solutions with a single compact IC.
FAQ
What is the maximum input frequency supported by the AD9238BCPZ-20?
The AD9238BCPZ-20 features a 500 MHz 3 dB small-signal bandwidth on its differential sample-and-hold amplifier, enabling reliable undersampling of IF signals up to approximately 200 MHz. At 100 MHz input frequency, SNR remains 67.6 dB and SFDR is 75.0 dBc, confirming usable performance well beyond the Nyquist limit of 10 MHz set by its 20 MSPS rate. This makes AD9238BCPZ-20 suitable for direct IF digitization in CDMA2000 and WiMAX receivers.
Does the AD9238BCPZ-20 require an external voltage reference?
No, the AD9238BCPZ-20 integrates a precision 1.0 V voltage reference with ±35 mV output error over temperature and ±0.1 mV load regulation at 1.0 mA. It also supports 0.5 V reference mode with ±2.5 mV error. External reference is optional and only needed if tighter initial accuracy (<±5 mV) or programmable scaling is required. The internal reference eliminates BOM cost and layout sensitivity associated with external references.
How does the clock duty cycle stabilizer (DCS) function in the AD9238BCPZ-20?
The DCS circuit in AD9238BCPZ-20 actively corrects clock duty cycle deviations from 50%, maintaining full AC performance (SNR/SFDR) across 30%–70% duty cycle range. When DCS is enabled (DCS pin tied high), it reshapes the input clock into a symmetrical waveform before feeding it to internal logic-critical when using PLL-derived clocks or dividers with inherent duty cycle distortion. Performance data shows <0.2 dB SINAD variation across this range.
Can the AD9238BCPZ-20 operate with independent analog and digital supplies?
Yes, AD9238BCPZ-20 uses separate analog (AVDD = 2.7 V–3.6 V) and digital output (DRVDD = 2.25 V–3.6 V) supplies, allowing independent voltage selection and noise isolation. AVDD powers the analog core and reference; DRVDD drives the 12-bit CMOS output buffers. Decoupling is required: 0.1 µF + 10 µF capacitors on DRVDD/DRGND, and 0.1 µF on AVDD/AGND. This separation improves PSRR (±0.01% FSR) and reduces digital switching noise coupling into analog paths.
What is the pipeline latency of the AD9238BCPZ-20 and how does it affect system synchronization?
The AD9238BCPZ-20 has a fixed pipeline latency of 7 clock cycles from CLK edge to valid output data-consistent across all operating conditions and sample rates. This deterministic delay enables precise timing alignment in multi-ADC systems and simplifies FPGA-based capture logic. For example, at 20 MSPS, latency equals 350 ns; combined with 1.0 ns aperture delay and 0.5 ps rms jitter, it supports sub-nanosecond channel-to-channel skew calibration in ultrasound beamformers.
AD9238BCPZ-20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 64-VFQFN Exposed Pad, CSP
- Packaging:
- Tray
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 20M
- Number of Inputs:
- 2
- Input Type:
- Differential, Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 2
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 2.7V ~ 3.6V
- Voltage - Supply, Digital:
- 2.25V ~ 3.6V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 64-LFCSP-VQ (9x9)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD9238BCPZ-20 FAQ
1.How can I place an order for AD9238BCPZ-20 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD9238BCPZ-20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD9238BCPZ-20 reliable?
The price and inventory of AD9238BCPZ-20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD9238BCPZ-20 is usually 5 days.
3.What payment methods are accepted for AD9238BCPZ-20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD9238BCPZ-20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD9238BCPZ-20?
AD9238BCPZ-20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD9238BCPZ-20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD9238BCPZ-20?
For technical support, including AD9238BCPZ-20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD9238BCPZ-20 requirements.
6.How does Aetrix verify that AD9238BCPZ-20 is sourced from the original manufacturer or authorized distributors?
All AD9238BCPZ-20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD9238BCPZ-20 meets industry standards.
7.What is the process for return or replacement of AD9238BCPZ-20?
All AD9238BCPZ-20 units undergo pre-shipment inspection (PSI). If there is an issue with AD9238BCPZ-20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD9238BCPZ-20 part is unused and in its original packaging.
Return procedure for AD9238BCPZ-20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD9238BCPZ-20 Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

