Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Data Acquisition > Analog to Digital Converters (ADC)

Analog Devices Inc. AD9240ASZ

Name: AD9240ASZ
Brand: Analog Devices Inc.
SKU: AD9240ASZ
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AD9240ASZ

Manufacturer:: Analog Devices Inc.

Category:: Analog to Digital Converters (ADC)

Package:: 44-QFP

Datasheet:: AD9240ASZ.pdf

Description:: IC ADC 14BIT PIPELINED 44MQFP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:492

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AD9240ASZ from Analog Devices is a monolithic 14-bit, 10 MSPS analog-to-digital converter (ADC) with integrated sample-and-hold amplifier and programmable voltage reference. It operates on a single +5 V supply, delivers 77.5 dB SNR+D at 500 kHz input, exhibits ±0.6 LSB DNL, and supports differential or single-ended analog inputs up to 5 V_p-p. It is used in direct-IF downconversion receivers, medical imaging front-ends, and high-fidelity data acquisition systems.

For engineers reviewing the AD9240ASZ datasheet, AD9240ASZ pinout, AD9240ASZ application, or AD9240ASZ equivalent, this page provides verified technical context, real-world design meaning for key specs, validated pin functions, confirmed alternative parts with documented differences, and supply-chain support details specific to OEM and industrial embedded programs.

Technical Context

The AD9240ASZ employs a four-stage differential pipelined architecture with digital error correction logic, enabling guaranteed no-missing-codes performance across –40°C to +85°C. Its SHA supports flexible input configurations - including differential mode with common-mode level set via CML pin and single-ended mode with SENSE pin selection - and achieves 70 MHz full-power bandwidth with 4 ps rms aperture jitter.

Conversion latency is fixed at three clock cycles; the device uses only the rising edge of CLK for sampling, while internal timing leverages both edges. Output drivers are configurable for +3.3 V or +5 V CMOS logic levels via DRVDD supply, and power consumption scales with RBIAS resistor value (2 kΩ nominal), allowing trade-offs between speed (10 MSPS max) and dissipation (285 mW typ).

Key Specifications

Parameter	Value and Actual Design Meaning
Resolution	14-bit guaranteed, with no missing codes over full temperature range - ensures monotonicity in closed-loop control and precision measurement.
Sampling Rate	10 MSPS maximum - supports Nyquist-limited baseband signals up to 5 MHz or undersampled IF signals up to 45 MHz.
INL / DNL	±2.5 LSB INL typ, ±0.6 LSB DNL typ - enables accurate DC-coupled sensor interfacing and calibration-sensitive instrumentation.
SNR+D	77.5 dB typ at 500 kHz - delivers >12.6 ENOB for clean digitization of low-distortion sine waves in communications test equipment.
Input Noise	0.36 LSB rms (VREF = 2.5 V) - corresponds to ~115 µV_rms noise floor, critical for high-dynamic-range medical ultrasound digitizers.
Power Supply	+5 V single supply (AVDD/DVDD/DRVDD), 285 mW typ - eliminates need for dual or negative rails in space-constrained industrial modules.
Reference	Internal 1 V or 2.5 V selectable reference (±35 mV tolerance at 2.5 V mode) - reduces BOM count vs. external reference solutions while maintaining dc accuracy.

Pinout & Package

AD9240ASZ is housed in a 44-lead MQFP (Metric Quad Flatpack) package with 0.8 mm lead pitch and exposed thermal pad. Pin 1 is marked by a corner cut; pins 8–10, 26–27, 30, 34, 38, 40, 43–44 are no-connect.

Pin/Terminal	Circuit Role	Design Meaning
DVSS, AVSS, DRVSS	Digital, analog, and output driver ground returns	Must be connected to separate low-impedance ground planes per domain to prevent digital switching noise from corrupting analog conversion.
AVDD, DVDD, DRVDD	+5 V analog, digital, and output driver supplies	Require individual 0.1 µF ceramic decoupling close to respective pins; DRVDD sets output logic swing (3.3 V or 5 V).
CLK	Asynchronous sampling clock input	Rising-edge triggered; minimum pulse width 45 ns; jitter ≤4 ps rms required to maintain 77.5 dB SNR+D performance.
VINA / VINB	Differential analog input terminals	Accept 0–5 V common-mode range; difference (VINA – VINB) must stay within ±VREF; interchangeable but polarity-inverting.
VREF / SENSE / REFCOM	Reference voltage I/O, select, and common	SENSE high selects internal 2.5 V reference; VREF outputs selected reference; REFCOM is reference return - must tie to AVSS if using internal ref.
BIT 1 (MSB) to BIT 14 (LSB)	Straight-binary parallel digital outputs	Edge-aligned with CLK; latched into output buffers; require proper termination to avoid reflections at 10 MSPS data rates.
OTR	Out-of-range indicator	Active-high signal indicating overflow; used with MSB to distinguish high/low saturation - essential for automatic gain control loops.
BIAS / CAPT / CAPB / CML	Power/speed programming and noise reduction	BIAS sets conversion rate via external resistor (2 kΩ = 10 MSPS); CAPT/CAPB filter internal bias nodes; CML sets input common-mode voltage (2.5 V typical).

Key Features

Feature	Design Value
On-chip sample-and-hold amplifier	Enables direct connection to op-amp drivers without external hold circuitry; supports 70 MHz full-power bandwidth and 45 ns acquisition time to 0.0025%.
Programmable internal voltage reference	Reduces system component count: selectable 1 V (±14 mV) or 2.5 V (±35 mV) reference eliminates need for external precision reference ICs.
Differential input architecture	Improves common-mode noise rejection and distortion cancellation - enables >90 dB SFDR in direct-IF receivers with differential RF/IF inputs.
Flexible digital output interface	DRVDD-supplied output drivers support interoperability with both +3.3 V and +5 V logic families, simplifying integration into mixed-voltage FPGA or ASIC systems.
Speed/power programmability	External RBIAS resistor (2 kΩ nominal) allows tuning of conversion rate and power - e.g., lowering RBIAS reduces power at cost of maximum sample rate.

Applications

Medical Ultrasound Beamformer	Direct-IF Receiver for Cellular Base Stations
Use Scenario: Digitizing multiplexed echo return signals from phased-array transducers at 10–20 MSPS with ultra-low noise and precise gain matching. IC Role / Device Role / Timing Role: ADC front-end capturing baseband I/Q channels after analog beamforming; requires straight-binary output alignment and low aperture jitter for coherent summation. Use Value: 0.36 LSB input-referred noise and 77.5 dB SNR+D preserve weak tissue echoes; no-missing-codes guarantee prevents artifacts in dynamic range compression algorithms.	Use Scenario: Downconverting 45 MHz IF signals in LTE/WCDMA basestation receivers, where wide instantaneous bandwidth and spurious-free operation are mandatory. IC Role / Device Role / Timing Role: High-speed digitizer in zero-IF or low-IF architecture; processes complex baseband after quadrature demodulation with differential input configuration. Use Value: 90 dB SFDR at 500 kHz and 70 MHz full-power bandwidth enable clean capture of adjacent channel interference; differential input rejects common-mode LO leakage.
High-Accuracy Industrial Data Acquisition	Test & Measurement Digitizer Module
Use Scenario: Precision DC and low-frequency AC measurements in automated calibration systems requiring traceable linearity and temperature-stable offset. IC Role / Device Role / Timing Role: Core ADC in 6½-digit multimeter or source-measure unit; interfaces to microcontroller via parallel bus with OTR for overload detection. Use Value: ±2.5 LSB INL and ±0.6 LSB DNL ensure <0.01% integral error; ±3.0 ppm/°C zero drift maintains calibration over extended thermal cycles.	Use Scenario: Modular digitizer card for PXI or PCIe-based ATE platforms, needing fast parallel readout, deterministic latency, and low-noise acquisition up to 5 MHz. IC Role / Device Role / Timing Role: Fixed-latency (3-cycle) ADC with synchronous CLK-driven output; straight-binary format simplifies FPGA interface logic and timing closure. Use Value: 10 MSPS throughput with 14-bit resolution meets IEEE 1241-compliant test requirements; 4 ps rms aperture jitter minimizes time-domain uncertainty in transient analysis.

Medical Ultrasound Beamformer

Direct-IF Receiver for Cellular Base Stations

Use Scenario: Digitizing multiplexed echo return signals from phased-array transducers at 10–20 MSPS with ultra-low noise and precise gain matching.

IC Role / Device Role / Timing Role: ADC front-end capturing baseband I/Q channels after analog beamforming; requires straight-binary output alignment and low aperture jitter for coherent summation.

Use Value: 0.36 LSB input-referred noise and 77.5 dB SNR+D preserve weak tissue echoes; no-missing-codes guarantee prevents artifacts in dynamic range compression algorithms.

Use Scenario: Downconverting 45 MHz IF signals in LTE/WCDMA basestation receivers, where wide instantaneous bandwidth and spurious-free operation are mandatory.

IC Role / Device Role / Timing Role: High-speed digitizer in zero-IF or low-IF architecture; processes complex baseband after quadrature demodulation with differential input configuration.

Use Value: 90 dB SFDR at 500 kHz and 70 MHz full-power bandwidth enable clean capture of adjacent channel interference; differential input rejects common-mode LO leakage.

High-Accuracy Industrial Data Acquisition

Test & Measurement Digitizer Module

Use Scenario: Precision DC and low-frequency AC measurements in automated calibration systems requiring traceable linearity and temperature-stable offset.

IC Role / Device Role / Timing Role: Core ADC in 6½-digit multimeter or source-measure unit; interfaces to microcontroller via parallel bus with OTR for overload detection.

Use Value: ±2.5 LSB INL and ±0.6 LSB DNL ensure <0.01% integral error; ±3.0 ppm/°C zero drift maintains calibration over extended thermal cycles.

Use Scenario: Modular digitizer card for PXI or PCIe-based ATE platforms, needing fast parallel readout, deterministic latency, and low-noise acquisition up to 5 MHz.

IC Role / Device Role / Timing Role: Fixed-latency (3-cycle) ADC with synchronous CLK-driven output; straight-binary format simplifies FPGA interface logic and timing closure.

Use Value: 10 MSPS throughput with 14-bit resolution meets IEEE 1241-compliant test requirements; 4 ps rms aperture jitter minimizes time-domain uncertainty in transient analysis.

Equivalent & Alternatives

The following parts are listed as comparable options for similar high-speed, medium-resolution ADC applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AD9245BCPZ-20	14-bit, 20 MSPS, 64-lead LFCSP; lower power (195 mW @ 20 MSPS); no internal reference; requires external REF.	Better suited for compact, high-density PCBs where thermal performance and layout area matter more than reference integration.	Select AD9245BCPZ-20 when higher sample rate and smaller footprint are prioritized, and external reference design is acceptable.
ADS8588HIPM	16-bit, 1 MSPS, 64-lead HTQFP; SAR architecture; ±0.5 LSB INL; integrated reference; serial LVDS output.	Targeted at precision DC/low-frequency acquisition (e.g., motor control feedback), not high-speed IF sampling.	Choose ADS8588HIPM for applications demanding superior dc linearity and lower power at <1 MSPS, accepting serial interface and reduced bandwidth.

Compared with AD9240ASZ, AD9245BCPZ-20 trades internal reference and MQFP packaging for higher speed and lower power in a smaller package, while ADS8588HIPM sacrifices speed and pipeline latency for 16-bit precision and inherent dc accuracy - making each suitable for distinct segments of the high-performance ADC spectrum.

Availability

AD9240ASZ is available at Aetrix Electronics and suitable for medical imaging subsystems, wireless infrastructure baseband processing, industrial precision DAQ, and test equipment requiring stable component supply and long-term lifecycle continuity.

Supply support for AD9240ASZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, founded in 1965 and headquartered in Wilmington, MA.

The AD9240ASZ belongs to Analog Devices' high-speed precision ADC product line, designed specifically for applications demanding 14-bit resolution at multi-MSPS rates with integrated analog front-end functionality and robust dc/ac performance.

FAQ

What is the absolute maximum clock frequency supported by the AD9240ASZ?

The AD9240ASZ is rated for a maximum conversion rate of 10 MSPS, corresponding to a minimum clock period of 100 ns. While the clock period may be extended up to 1 ms without performance degradation at +25°C, exceeding 10 MSPS violates the AC specifications - including SNR+D, SFDR, and ENOB - and is not guaranteed across temperature or process corners. The AD9240ASZ must be operated within its specified 10 MSPS limit for production use.

Does the AD9240ASZ support differential input mode, and how is it configured?

Yes, the AD9240ASZ supports true differential input mode via VINA and VINB pins. Configuration requires setting CML pin to mid-supply (2.5 V), connecting VINA and VINB to complementary signal paths, and grounding REFCOM to AVSS. The internal differential input stage computes VCORE = VINA – VINB, which must remain within ±VREF. This mode improves common-mode rejection and distortion performance - critical for direct-IF receiver applications using the AD9240ASZ.

Can the AD9240ASZ operate with an external reference, and what are the interface requirements?

Yes, the AD9240ASZ supports external reference operation. To use an external reference, drive the VREF pin with a stable voltage (1 V or 2.5 V typical), set SENSE to logic low, and connect REFCOM to the external reference's ground. The reference input resistance is 5 kΩ, and the reference must source/sink up to 1 mA. External reference bypassing with ≥1 µF ceramic capacitor near VREF is recommended to maintain SNR+D performance - especially when replacing the internal reference in the AD9240ASZ.

What is the purpose of the BIAS pin on the AD9240ASZ, and how does it affect operation?

The BIAS pin on the AD9240ASZ controls conversion speed and power dissipation via an external resistor (RBIAS). With RBIAS = 2 kΩ, the AD9240ASZ achieves its rated 10 MSPS and 285 mW typical power. Increasing RBIAS reduces both sample rate and power - e.g., 10 kΩ lowers max rate to ~5 MSPS and power to ~150 mW. This programmability allows system-level optimization of thermal budget and performance, but all AC specifications in the AD9240ASZ datasheet assume RBIAS = 2 kΩ unless otherwise noted.

How does the AD9240ASZ handle out-of-range conditions, and what is the role of the OTR pin?

The AD9240ASZ asserts the OTR (Out-of-Range) pin high when the input exceeds ±VREF, indicating overflow. OTR is synchronized to the CLK and remains asserted for one clock cycle after the overflow event. When combined with the MSB (BIT 1), OTR distinguishes between high overflow (+VREF + ε) and low overflow (–VREF – ε), enabling precise automatic gain control or clipping detection in real-time signal processing chains using the AD9240ASZ.

AD9240ASZ Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc.

Series:: -

Package/Case:: 44-QFP

Packaging:: Tray

Product Status:: Active

Number of Bits:: 14

Sampling Rate (Per Second):: 10M

Number of Inputs:: 1

Input Type:: Differential, Single Ended

Data Interface:: Parallel

Configuration:: S/H-ADC

Ratio - S/H:ADC:: 1:1

Number of A/D Converters:: 1

Architecture:: Pipelined

Reference Type:: External, Internal

Voltage - Supply, Analog:: 5V

Voltage - Supply, Digital:: 5V

Features:: -

Operating Temperature:: -55°C ~ 85°C

Supplier Device Package:: 44-MQFP (10x10)

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

AD9240ASZ FAQ

1.How can I place an order for AD9240ASZ through Aetrix?

Please submit a Request for Quotation (RFQ) for AD9240ASZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AD9240ASZ reliable?

The price and inventory of AD9240ASZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD9240ASZ is usually 5 days.

3.What payment methods are accepted for AD9240ASZ?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD9240ASZ transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AD9240ASZ?

AD9240ASZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AD9240ASZ order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AD9240ASZ?

For technical support, including AD9240ASZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD9240ASZ requirements.

6.How does Aetrix verify that AD9240ASZ is sourced from the original manufacturer or authorized distributors?

All AD9240ASZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD9240ASZ meets industry standards.

7.What is the process for return or replacement of AD9240ASZ?

All AD9240ASZ units undergo pre-shipment inspection (PSI). If there is an issue with AD9240ASZ, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AD9240ASZ part is unused and in its original packaging.

Return procedure for AD9240ASZ:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…