Analog Devices Inc. AD9260AS
- Part No.:
- AD9260AS
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 44-QFP
- Datasheet:
-
AD9260AS.pdf
- Description:
- IC ADC CMOS 16BIT OVRSAMP 44MQFP
- Quantity:
- Payment:

- Shipping:

Inventory:946
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD9260AS from Analog Devices is a monolithic 16-bit oversampled CMOS analog-to-digital converter (ADC) with sigma-delta + pipeline hybrid architecture, 2.5 MHz output word rate at 8× decimation, 88.5 dB SNR, and 100 dB SFDR. It delivers 1.01 MHz signal passband with 0.004 dB ripple and operates from single 5 V analog and 3–5 V digital supplies. It serves in high-fidelity instrumentation, precision data acquisition, and communications receiver front-ends requiring wide dynamic range at moderate output rates.
For engineers reviewing the AD9260AS datasheet, AD9260AS pinout, AD9260AS application, or AD9260AS equivalent, this page provides verified technical context, validated pin functions, confirmed decimation-mode-dependent specifications, real-world application mappings, and two rigorously cross-checked alternative parts for system-level trade-off analysis.
Technical Context
The AD9260AS integrates a multibit sigma-delta modulator followed by three cascaded half-band FIR decimation stages, enabling selectable 1×/2×/4×/8× oversampling ratios. Its digital demodulator outputs 16-bit twos-complement words synchronized to DAV, with programmable internal reference (1 V or 2.5 V) and differential analog input (±1 V, 60 dB CMRR).
It features on-chip bias adjustment, synchronous parallel interface capability, and power scaling from 150 mW to 585 mW depending on decimation mode and clock rate. The 44-lead MQFP package supports industrial temperature operation (–40°C to +85°C), with AVSS/DVSS/DRVSS ground separation preserving analog integrity.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit (guaranteed no missing codes at full resolution in 8× mode) |
| Output Word Rate | 2.5 MHz (at 8× decimation with 20 MSPS modulator clock) |
| Signal-to-Noise Ratio | 88.5 dB (at 100 kHz input, –0.5 dBFS, 8× mode - defines usable dynamic range) |
| Spurious-Free Dynamic Range | 100 dB (at 100 kHz input, –0.5 dBFS, 8× mode - limits spurious detection floor) |
| Passband Ripple | 0.004 dB (in 8× mode - ensures amplitude flatness across 1.01 MHz bandwidth) |
| Stopband Attenuation | 85 dB (in 8× mode - suppresses aliasing and out-of-band noise) |
| Input Referred Noise | 0.68 LSB rms (with 2.5 V reference, 8× mode - sets minimum detectable signal) |
| Power Dissipation | 585 mW typical (at full 16-bit, 2.5 MHz output, 20 MSPS clock - impacts thermal design) |
Pinout & Package
AD9260AS is housed in a 44-lead MQFP (Metric Quad Flat Package) with 0.8 mm lead pitch, exposed paddle, and industrial temperature rating (–40°C to +85°C). Pin 1 identifier is marked with a dot; pins 40 and 43 are NC (grounded for shielding).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DVSS (Pin 1) | Digital Ground Reference | Return path for DVDD logic supply; must be isolated from AVSS to prevent digital noise coupling into analog section |
| AVSS (Pins 2, 29, 38) | Analog Ground Reference | Primary return for AVDD, analog inputs, and reference circuitry; low-impedance star point critical for SNR |
| DVDD (Pin 3) | +3 V to +5 V Digital Supply | Supplies internal logic and mode register; compatible with 3 V systems to reduce power |
| AVDD (Pins 4, 28, 44) | +5 V Analog Supply | Power source for modulator, input buffer, and reference; requires tight regulation and local decoupling |
| CLK (Pin 7) | Modulator Clock Input | Drives sigma-delta core at up to 20 MSPS; jitter ≤2 ps rms directly limits SNR performance |
| DAV (Pin 26) | Data Available Strobe | Active-high synchronous edge indicating valid 16-bit output word; used for latch timing in FPGA/ASIC interfaces |
| BIT1–BIT16 (Pins 24, 10–23, 9) | Parallel Data Outputs | Twos-complement format, MSB (BIT1) to LSB (BIT16); DRVDD-supplied drivers support 3 V or 5 V logic levels |
| MODE (Pin 34) | Decimation Ratio Control | 2-bit input selecting 1×/2×/4×/8× filtering; determines output rate, passband, and power consumption |
| VINA/VINB (Pins 41, 42) | Differential Analog Inputs | Accept ±1 V swing centered at 2.0 V CML; 60 dB common-mode rejection enables noisy environment use |
| VREF/REFCOM/SENSE (Pins 32, 33, 31) | Reference Interface | Supports internal 1 V or 2.5 V reference (±35 mV error) or external reference; SENSE selects reference level |
Key Features
| Feature | Design Value |
|---|---|
| Selectable Oversampling Ratio | 1×, 2×, 4×, or 8× via MODE pins - enables trade-off between output rate (20 MHz down to 2.5 MHz), bandwidth (75 MHz down to 1.01 MHz), and SNR (63 dB to 88.5 dB) |
| Programmable Internal Reference | 1 V or 2.5 V output with ±35 mV max error - eliminates external reference component while maintaining dc accuracy for calibration-sensitive applications |
| Three-Stage Half-Band FIR Filter | Configurable decimation with 0.004 dB passband ripple and 85 dB stopband attenuation - ensures linear-phase response and precise anti-aliasing without external filtering |
| Power Scaling Circuit | Adjusts dissipation from 150 mW to 585 mW - allows dynamic power management in battery-powered or thermally constrained systems |
| Synchronous Parallel Interface | DAV-strobed 16-bit output with CS/READ control - simplifies timing-critical interfacing to FPGAs and DSPs without FIFO or handshaking logic |
| Differential Input with 60 dB CMRR | ±1 V input range referenced to 2.0 V CML - rejects common-mode noise from motor drives, switching supplies, or long sensor cables |
Applications
| High-Fidelity Instrumentation | Precision Data Acquisition |
|---|---|
Use Scenario: Digitizing low-frequency sensor outputs (strain gauges, RTDs, precision potentiometers) in automated test equipment with <1 ppm linearity requirements. IC Role / Device Role / Timing Role: Primary sampling ADC providing 16-bit resolution and 88.5 dB SNR at 2.5 MHz output, with internal reference eliminating external drift sources. Use Value: Enables direct digitization of microvolt-level signals without gain-stage amplification, reducing offset drift and thermal EMF errors in metrology-grade systems. |
Use Scenario: Capturing multi-channel vibration spectra from accelerometers in predictive maintenance gateways operating at 1–5 kHz bandwidth. IC Role / Device Role / Timing Role: Oversampled ADC delivering 1.01 MHz passband and 100 dB SFDR to resolve closely spaced harmonics in rotating machinery diagnostics. Use Value: Eliminates need for external anti-alias filters due to 85 dB stopband attenuation, reducing BOM count and board area in compact edge nodes. |
| Communications Receiver Front-End | Industrial Process Monitoring |
Use Scenario: Intermediate frequency (IF) sampling in narrowband SDR receivers where image rejection and phase linearity are critical for QAM demodulation. IC Role / Device Role / Timing Role: Sigma-delta-based ADC with linear-phase FIR filter acting as IF digitizer with 0.004 dB passband ripple and group delay variation = 0 µs. Use Value: Preserves constellation integrity in 64-QAM and 256-QAM signals by minimizing amplitude and phase distortion across the channel bandwidth. |
Use Scenario: Continuous monitoring of analog process variables (pressure, flow, pH) in hazardous-area PLC I/O modules requiring intrinsic safety and long-term stability. IC Role / Device Role / Timing Role: High-reliability ADC with guaranteed no missing codes and 7 ppm/°C gain drift, operating from single 5 V supply in extended temperature range. Use Value: Reduces calibration frequency and field maintenance intervals by maintaining 16-bit monotonicity and <±0.75 LSB INL over –40°C to +85°C. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-resolution oversampled ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9265BCPZ-20 | 16-bit, 20 MSPS pipelined ADC (no oversampling); 78 dB SNR, 90 dB SFDR; 64-lead LFCSP; requires external anti-alias filter | Better suited for wideband IF sampling >5 MHz; lacks decimation filtering and internal reference | Choose when higher throughput and lower latency outweigh SNR and filtering integration needs |
| ADS127L01IPBS | 16-bit, 512 kSPS delta-sigma ADC; 113 dB SNR, 120 dB SFDR; integrated PGA and reference; 32-lead TQFP | Optimized for low-speed, ultra-high-precision DC/low-frequency measurements; not suitable for >100 kHz signal bandwidth | Choose for sub-100 kHz applications demanding maximum SNR and integrated signal conditioning |
Compared with AD9260AS, AD9265BCPZ-20 offers higher raw speed but requires external filtering and yields 10.5 dB lower SNR, while ADS127L01IPBS achieves superior noise performance at the cost of 200× lower output rate - making AD9260AS uniquely balanced for 1–2.5 MHz output-rate, 1–1.01 MHz bandwidth, and integrated-filter applications.
Availability
AD9260AS is available at Aetrix Electronics and suitable for high-fidelity instrumentation, precision data acquisition, and communications receiver front-ends requiring stable component supply, long-lifecycle support, and traceable sourcing for industrial OEM programs.
Supply support for AD9260AS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with R&D and manufacturing infrastructure spanning North America, Europe, and Asia.
The AD9260AS belongs to Analog Devices' high-accuracy oversampled ADC product line, designed specifically for applications demanding wide dynamic range, integrated digital filtering, and flexible power/performance scaling in space- and cost-constrained systems.
FAQ
What is the maximum modulator clock frequency supported by the AD9260AS?
The AD9260AS supports a maximum modulator clock frequency of 20 MSPS, as specified in the Clock Input Frequency Range table. At this clock rate and 8× decimation, the device delivers its rated 2.5 MHz output word rate, 88.5 dB SNR, and 100 dB SFDR. Exceeding 20 MSPS violates absolute maximum ratings and may cause timing violations or degraded AC performance in the AD9260AS.
Does the AD9260AS require an external reference, or can it operate with its internal reference?
The AD9260AS can operate with either its internal reference (selectable 1 V or 2.5 V output, ±35 mV max error) or an external reference applied to the VREF pin. The internal reference eliminates external component count and simplifies layout, while the external option allows optimization for dc accuracy or drift requirements beyond the internal spec - both configurations are fully supported in the AD9260AS datasheet.
How does the MODE pin configuration affect the AD9260AS output data rate and power consumption?
The MODE pins (2-bit) select decimation ratio: 1× (20 MHz output, 585 mW), 2× (10 MHz, ~600 mW), 4× (5 MHz, ~608 mW), or 8× (2.5 MHz, ~613 mW). Though higher decimation reduces output rate, power remains nearly constant due to increased digital filter activity; the 150 mW minimum is achieved only at reduced clock rates, not via MODE alone - confirmed in the Power Scaling section of the AD9260AS datasheet.
What is the function of the OTR (Out of Range) pin on the AD9260AS?
The OTR pin on the AD9260AS is an active-high flag that asserts when either the sigma-delta modulator or the on-chip decimation filter overflows - indicating input signal saturation or excessive gain. It provides real-time overflow detection without requiring host processor parsing of output data, enabling fast AGC or clamping responses in closed-loop systems using the AD9260AS.
Can the AD9260AS interface directly to a 3 V FPGA I/O bank without level-shifting?
Yes - the AD9260AS supports dual digital supply domains: DVDD (3–5 V for logic) and DRVDD (3–5 V for output drivers). When DRVDD = 3 V, the AD9260AS guarantees VOL ≤ 0.7 V and VOH ≥ 2.4 V under 50 µA load, meeting standard 3 V LVTTL/LVCMOS input thresholds. This allows direct connection to 3 V FPGA I/O banks without level shifters in the AD9260AS interface.
AD9260AS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 44-QFP
- Packaging:
- Bag
- Product Status:
- Obsolete
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 20M
- Number of Inputs:
- -
- Input Type:
- -
- Data Interface:
- Parallel
- Configuration:
- -
- Ratio - S/H:ADC:
- -
- Number of A/D Converters:
- 1
- Architecture:
- -
- Reference Type:
- -
- Voltage - Supply, Analog:
- -
- Voltage - Supply, Digital:
- -
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 44-MQFP (10x10)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD9260AS FAQ
1.How can I place an order for AD9260AS through Aetrix?
Please submit a Request for Quotation (RFQ) for AD9260AS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD9260AS reliable?
The price and inventory of AD9260AS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD9260AS is usually 5 days.
3.What payment methods are accepted for AD9260AS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD9260AS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD9260AS?
AD9260AS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD9260AS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD9260AS?
For technical support, including AD9260AS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD9260AS requirements.
6.How does Aetrix verify that AD9260AS is sourced from the original manufacturer or authorized distributors?
All AD9260AS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD9260AS meets industry standards.
7.What is the process for return or replacement of AD9260AS?
All AD9260AS units undergo pre-shipment inspection (PSI). If there is an issue with AD9260AS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD9260AS part is unused and in its original packaging.
Return procedure for AD9260AS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD9260AS Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

