Analog Devices Inc. AD9261BCPZ-10
- Part No.:
- AD9261BCPZ-10
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 48-VFQFN Exposed Pad, CSP
- Datasheet:
-
AD9261BCPZ-10.pdf
- Description:
- IC ADC 16BIT SIGMA-DELTA 48LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:4,399
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD9261BCPZ-10 from Analog Devices is a single-channel, 16-bit continuous-time sigma-delta analog-to-digital converter (ADC) optimized for high-dynamic-range data acquisition in 10 MHz input bandwidth applications. It delivers 83 dB SNR and 87 dBc SFDR at 2.4 MHz input, operates on 1.8 V analog supply with 340 mW power consumption, and supports selectable 2.5/5/10 MHz decimation filter bandwidths - used in medical imaging front-ends where precision low-noise digitization of ultrasound or MRI sensor signals is required.
For engineers reviewing the AD9261BCPZ-10 datasheet, AD9261BCPZ-10 pinout, AD9261BCPZ-10 application, or AD9261BCPZ-10 equivalent, key selection considerations include its resistive 1 kΩ differential input impedance, integrated PLL clock multiplier enabling 640 MHz internal modulator clock, 30–160 MSPS programmable output data rate, and support for offset binary/Gray/twos complement output formats with DCO timing reference.
Technical Context
The AD9261BCPZ-10 employs a fifth-order continuous-time Σ-Δ modulator with 32× oversampling, eliminating external anti-aliasing filters by inherently shaping alias energy out-of-band. Its loop filter transfer function (LF(f)) combines with discrete-time quantization noise transfer function (NTF(f)) to suppress aliases across all Nyquist zones while preserving signal integrity within the selected 2.5/5/10 MHz passband.
Digital processing includes on-chip decimation filtering, sample rate conversion, and serial SPI configuration. The ADC accepts differential analog inputs (VIN+/VIN−), supports external or PLL-generated clocks (CLK+/CLK−), and provides synchronous CMOS digital outputs (D0–D15) with programmable DRVDD (1.8–3.3 V) and data clock output (DCO) for timing-critical interfacing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit - guarantees no missing codes over full scale, enabling precise amplitude measurement in instrumentation-grade systems. |
| Analog Input Bandwidth | 10 MHz - defines maximum usable frequency range before SNR degradation; supports wideband sensor signals in automated test equipment. |
| SNR / SFDR | 83 dB / 87 dBc at 2.4 MHz - quantifies dynamic range and spurious-free performance critical for detecting low-level signals amid strong interferers. |
| Power Consumption | 340 mW at 1.8 V AVDD, PLL disabled - enables thermal management in dense PCB layouts without forced airflow. |
| Output Data Rate | 30–160 MSPS - allows flexible trade-off between resolution, latency, and interface bandwidth to match FPGA or DSP processing capabilities. |
| Input Impedance | 1 kΩ differential - reduces or eliminates need for high-speed driver amplifiers, simplifying front-end design and lowering system cost. |
| Decimation BW Options | 2.5 / 5 / 10 MHz - user-selectable via SPI to optimize noise floor and settling time for specific signal bandwidth requirements. |
Pinout & Package
The AD9261BCPZ-10 is housed in a 48-lead LFCSP (CP-48-9) package with exposed thermal pad (EPAD) soldered to analog ground plane for optimal thermal dissipation and EMI suppression.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CLK+, CLK− | Differential clock input | Accepts CMOS or LVPECL clock; determines modulator sampling phase and jitter sensitivity - critical for SNR stability. |
| VIN+, VIN− | Differential analog input | 1 kΩ resistive termination; requires external common-mode bias (AVDD) for ac-coupled operation - relaxes driver amplifier specs. |
| D0–D15 | Parallel digital output bus | 16-bit MSB-aligned data; output format (offset binary/Gray/twos complement) configurable via SPI - ensures compatibility with diverse logic families. |
| DCO | Data clock output | Synchronous edge-aligned clock referenced to D0–D15 transitions - eliminates setup/hold timing uncertainty in receiving logic. |
| PLLMULT0–PLLMULT4 | PLL mode selection | 5-bit parallel interface to configure integer-N PLL divide ratio - enables internal 640 MHz modulator clock from lower-frequency external source. |
| VREF, CFILT | Internal reference control | VREF = 0.5 V unbuffered reference; CFILT decouples reference loop current - requires 10 µF capacitor for <15 dB noise figure. |
Key Features
| Feature | Design Value |
|---|---|
| Continuous-time Σ-Δ architecture | Enables 10 MHz input bandwidth with inherent alias rejection - removes need for external anti-aliasing filters and associated component count/cost. |
| Integrated decimation & SRC | Reduces 640 MSPS modulator output to user-defined 30–160 MSPS rate - simplifies interface to downstream logic and lowers data throughput requirements. |
| On-chip PLL clock multiplier | Generates precise 640 MHz internal clock from lower-frequency external source - avoids high-frequency clock distribution challenges on PCB. |
| Resistive 1 kΩ differential input | Eliminates requirement for active driver amplifier in many applications - reduces power, board space, and distortion sources in signal chain. |
| Programmable output supply (DRVDD) | Supports 1.8 V to 3.3 V logic levels - enables direct connection to FPGAs, ASICs, or microcontrollers without level-shifting circuitry. |
Applications
| Medical Ultrasound Imaging | Automated Test Equipment (ATE) |
|---|---|
Use Scenario: Digitizing RF echo signals from piezoelectric transducers in portable ultrasound systems. IC Role / Device Role / Timing Role: High-resolution, low-jitter ADC capturing broadband acoustic return waveforms with minimal added noise. Use Value: 83 dB SNR and 10 MHz bandwidth preserve tissue contrast and spatial resolution; 1.8 V supply enables battery-operated designs. | Use Scenario: Capturing transient waveforms during functional testing of mixed-signal ICs and RF components. IC Role / Device Role / Timing Role: Precision digitizer in ATE pin electronics, synchronized to system clock via DCO for deterministic timing capture. Use Value: 87 dBc SFDR ensures accurate detection of small harmonic distortions; programmable decimation BW adapts to DUT bandwidth. |
| High-Performance Data Acquisition | Industrial Instrumentation |
Use Scenario: Sampling multi-channel sensor arrays (e.g., strain gauges, accelerometers) in structural health monitoring systems. IC Role / Device Role / Timing Role: Low-power, high-linearity ADC interfaced to FPGA for real-time FFT and spectral analysis. Use Value: 340 mW power and 1 kΩ input simplify analog front-end design; SPI configuration enables remote calibration and gain adjustment. | Use Scenario: Digitizing precision analog outputs from analytical sensors (e.g., gas chromatography detectors, pH meters). IC Role / Device Role / Timing Role: High-accuracy ADC providing stable 16-bit measurements under varying temperature and supply conditions. Use Value: ±1.5 ppm/°C offset drift and integrated voltage reference ensure long-term measurement repeatability without external trimming. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-resolution sigma-delta ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9262BCPZ-10 | Dual-channel version with identical 16-bit resolution, 10 MHz BW, and 30–160 MSPS output; shares same pinout but adds second analog input pair and data bus. | Required when simultaneous sampling of two correlated signals (e.g., I/Q demodulation) is needed - not suitable for single-channel cost-sensitive designs. | Select AD9262BCPZ-10 only if dual-channel synchronization is mandatory; otherwise AD9261BCPZ-10 offers lower BOM cost and simpler layout. |
| ADS127L11IRHBT | 16-bit, 400 kSPS delta-sigma ADC with 105 dB SNR; uses discrete-time architecture, no integrated PLL, max 105 kSPS output rate - fundamentally different speed class. | Targeted at ultra-low-noise, low-speed applications (e.g., precision weigh scales); lacks 10 MHz BW and high-speed DCO interface. | Choose ADS127L11IRHBT only for sub-100 kSPS, ultra-high-SNR applications; AD9261BCPZ-10 remains optimal for >30 MSPS wideband digitization. |
Compared with AD9262BCPZ-10 and ADS127L11IRHBT, the AD9261BCPZ-10 uniquely balances 16-bit resolution, 10 MHz analog bandwidth, and 30–160 MSPS output flexibility in a single-channel LFCSP package - making it the preferred choice for wideband, moderate-speed, space-constrained data acquisition systems requiring minimal external components.
Availability
AD9261BCPZ-10 is available at Aetrix Electronics and suitable for medical imaging, automated test equipment, and industrial instrumentation requiring stable component supply, long-lifecycle support, and guaranteed traceability.
Supply support for AD9261BCPZ-10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, communications, automotive, and healthcare markets with precision data conversion and signal conditioning solutions.
The AD9261BCPZ-10 belongs to Analog Devices' high-speed continuous-time sigma-delta ADC product line, designed specifically for wideband, low-power, high-dynamic-range digitization in applications where traditional discrete-time ADCs require complex anti-aliasing filtering.
FAQ
What is the maximum input frequency supported by the AD9261BCPZ-10?
The AD9261BCPZ-10 supports an analog input bandwidth of 10 MHz, meaning it can accurately digitize signals up to 10 MHz before significant SNR degradation occurs. This is confirmed in the DC Specifications table (Page 3) and verified in Figure 17 (SNR/SFDR vs. Input Frequency), where performance remains stable up to 10 MHz at 83 dB SNR and >87 dBc SFDR. The device's continuous-time architecture inherently suppresses aliases beyond this point.
Does the AD9261BCPZ-10 require an external anti-aliasing filter?
No, the AD9261BCPZ-10 does not require an external anti-aliasing filter due to its continuous-time sigma-delta architecture. As explained in the "Analog Input Considerations" section (Page 14), alias rejection is inherent: the loop filter transfer function (LF(f)) and quantization noise transfer function (NTF(f)) jointly suppress aliases across all Nyquist zones. This eliminates external filter components, reducing BOM cost and board area.
What are the supported digital output formats for the AD9261BCPZ-10?
The AD9261BCPZ-10 supports three programmable digital output formats: offset binary, Gray code, and twos complement - configured via SPI register writes. This is explicitly stated in the "Features" section (Page 1) and detailed in the "Digital Outputs" subsection (Page 21). Format selection allows seamless integration with various FPGA logic families and DSP architectures without external translation logic.
How is the internal voltage reference configured on the AD9261BCPZ-10?
The AD9261BCPZ-10 features an unbuffered 0.5 V internal voltage reference (VREF) with a 10 kΩ series resistance. It must be decoupled using a 10 µF capacitor to minimize noise, as specified in Figure 39 and the "Voltage Reference" section (Page 15). The reference drives a current loop that develops AVDD − 0.5 V across the 500 Ω input resistors, establishing proper common-mode bias for VIN+/VIN−.
What is the purpose of the PLL_LOCKED pin on the AD9261BCPZ-10?
The PLL_LOCKED pin (Pin 7) is an open-drain output that asserts high when the on-chip integer-N PLL achieves frequency lock. As defined in Table 8 (Page 8), it provides hardware status feedback to system controllers - enabling safe initialization sequences before enabling data capture. This prevents corrupted samples during PLL startup and is essential for deterministic timing in automated test systems.
AD9261BCPZ-10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 48-VFQFN Exposed Pad, CSP
- Packaging:
- Bulk
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 160M
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- Parallel
- Configuration:
- ADC
- Ratio - S/H:ADC:
- -
- Number of A/D Converters:
- 1
- Architecture:
- Sigma-Delta
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 1.7V ~ 1.9V
- Voltage - Supply, Digital:
- 1.7V ~ 1.9V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 48-LFCSP-VQ (7x7)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD9261BCPZ-10 FAQ
1.How can I place an order for AD9261BCPZ-10 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD9261BCPZ-10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD9261BCPZ-10 reliable?
The price and inventory of AD9261BCPZ-10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD9261BCPZ-10 is usually 5 days.
3.What payment methods are accepted for AD9261BCPZ-10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD9261BCPZ-10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD9261BCPZ-10?
AD9261BCPZ-10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD9261BCPZ-10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD9261BCPZ-10?
For technical support, including AD9261BCPZ-10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD9261BCPZ-10 requirements.
6.How does Aetrix verify that AD9261BCPZ-10 is sourced from the original manufacturer or authorized distributors?
All AD9261BCPZ-10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD9261BCPZ-10 meets industry standards.
7.What is the process for return or replacement of AD9261BCPZ-10?
All AD9261BCPZ-10 units undergo pre-shipment inspection (PSI). If there is an issue with AD9261BCPZ-10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD9261BCPZ-10 part is unused and in its original packaging.
Return procedure for AD9261BCPZ-10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD9261BCPZ-10 Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

