Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Data Acquisition > Analog to Digital Converters (ADC)

Analog Devices Inc. AD9283BRSZ-RL80

Name: AD9283BRSZ-RL80
Brand: Analog Devices Inc.
SKU: AD9283BRSZ-RL80
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AD9283BRSZ-RL80

Manufacturer:: Analog Devices Inc.

Category:: Analog to Digital Converters (ADC)

Package:: 20-SSOP (0.209", 5.30mm Width)

Datasheet:: AD9283BRSZ-RL80.pdf

Description:: IC ADC 8BIT PIPELINED 20SSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,645

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AD9283BRSZ-RL80 from Analog Devices is an 8-bit, 80 MSPS monolithic analog-to-digital converter with on-chip track-and-hold, single 3.0 V supply operation, 475 MHz analog bandwidth, and TTL/CMOS-compatible digital outputs. It delivers 46.5 dB SNR at 41 MHz input frequency and supports power-down mode consuming only 4.2 mW - ideal for handheld scopemeters and battery-powered instrumentation.

For engineers reviewing the AD9283BRSZ-RL80 datasheet, AD9283BRSZ-RL80 pinout, AD9283BRSZ-RL80 application, or AD9283BRSZ-RL80 equivalent, key selection considerations include its 20-lead SSOP package, 1 V_p-p analog input range, offset binary coding, 1.25 V internal reference, and guaranteed no-missing-codes performance across –40°C to +85°C.

Technical Context

The AD9283BRSZ-RL80 implements a bit-per-stage pipeline ADC architecture with switch-capacitor techniques, where five stages resolve the 5 MSBs and a flash converter encodes the 3 LSBs. Its on-chip track-and-hold operates with 5 ps rms aperture jitter and supports differential or single-ended analog inputs biased at 0.3 × V_D.

Digital outputs are latched with four-pipeline latency, referenced to a separate V_DD (2.5–3.6 V) for flexible logic interfacing. The ENCODE input is TTL/CMOS-compatible with 1.5 V threshold, and power-down activation places outputs in high-impedance state within two clock cycles.

Key Specifications

Parameter	Value and Actual Design Meaning
Resolution	8-bit - defines quantization step size of ±0.5 LSB DNL and guarantees no missing codes over full industrial temperature range.
Sampling Rate	80 MSPS - maximum conversion rate for this variant; enables real-time digitization of signals up to ~35 MHz Nyquist bandwidth.
Analog Bandwidth	475 MHz - supports accurate capture of fast-rising edges and wideband RF/IF signals without significant amplitude roll-off.
SNR @ 41 MHz	46.5 dB - measured at f_IN = 41 MHz, 100 MSPS encode; confirms usable dynamic range for medium-frequency instrumentation applications.
Power Dissipation	90 mW at 80 MSPS - low active power enables thermal management in compact portable designs without forced cooling.
Power-Down Mode	4.2 mW - reduces system standby power by >95%, critical for battery life extension in intermittent-sampling instruments.
Input Range	1.024 V_p-p (±512 mV) - matches standard DAC output ranges and simplifies front-end gain staging with unity-gain op-amps.

Pinout & Package

AD9283BRSZ-RL80 is housed in a 20-lead shrink small outline plastic package (SSOP, RS-20), 7.64 mm × 5.21 mm footprint, 0.65 mm lead pitch, specified for –40°C to +85°C operation.

Pin/Terminal	Circuit Role	Design Meaning
1 (PWRDWN)	Power-down control input	Logic HIGH forces digital outputs into high-impedance state and reduces total power to 4.2 mW; recovery requires ~15 clock cycles.
2 (VREF OUT)	Internal reference voltage output	Provides 1.25 V (±130 ppm/°C) reference; must be bypassed with 0.1 µF capacitor to GND for stability and noise reduction.
3 (VREF IN)	Reference input for ADC core	Accepts external reference or connects to Pin 2 for internal 1.25 V operation; full-scale range scales linearly with reference voltage.
4, 9, 16 (GND)	Analog/digital ground connections	Three dedicated ground pins minimize ground bounce and improve PSRR; require low-inductance PCB routing to common ground plane.
5, 8 (VD)	Analog power supply	3.0 V (2.7–3.6 V) analog supply; decoupling with 0.1 µF ceramic capacitors near each pin is mandatory for SNR preservation.
6, 7 (AIN, AIN)	Differential analog input pair	Supports both differential and single-ended modes; input impedance is 7–13 kΩ with 2 pF capacitance; bias point is 0.3 × V_D.
10 (ENCODE)	Sampling clock input	TTL/CMOS-compatible with 1.5 V threshold; samples on rising edge; timing jitter directly degrades SNR above 10 MHz input frequencies.
11–14, 17–20 (D7–D0)	Parallel digital outputs	Offset binary coded, TTL/CMOS-compatible; driven from separate V_DD (2.5–3.6 V) to interface directly with FPGA or microcontroller I/O banks.
15 (VDD)	Digital output power supply	Independent supply rail allows level-shifting to match host logic; must be decoupled locally to prevent digital switching noise coupling into analog section.

Key Features

Feature	Design Value
On-chip track-and-hold	Enables stable sampling at 80 MSPS without external THA; eliminates layout complexity and timing skew in high-speed signal chains.
Integrated 1.25 V reference	Reduces BOM count and PCB area; ±130 ppm/°C tempco ensures <0.1% full-scale drift over industrial temperature range.
Single 3.0 V supply operation	Eliminates dual-supply design constraints and associated sequencing requirements; compatible with modern low-voltage battery systems.
Offset binary output coding	Directly interfaces with DSPs and FPGAs without software sign-extension or format conversion overhead in real-time processing pipelines.
Guaranteed no missing codes	Ensures monotonicity and deterministic behavior in closed-loop control or waveform reconstruction applications without interpolation artifacts.

Applications

Hand-Held Scopemeters	Battery-Powered Oscilloscopes
Use Scenario: Portable field test equipment capturing transient waveforms up to 35 MHz bandwidth with real-time display and storage. IC Role / Device Role / Timing Role: Primary digitizer converting conditioned analog front-end signals into parallel digital data for FPGA-based acquisition and display processing. Use Value: 80 MSPS sampling rate and 475 MHz analog bandwidth enable accurate capture of fast edges; 90 mW power dissipation extends battery runtime per charge cycle.	Use Scenario: Low-cost benchtop oscilloscopes targeting education and service markets requiring sub-$500 bill-of-materials. IC Role / Device Role / Timing Role: Core ADC in signal acquisition path, accepting single-ended or differential inputs from passive probes or active front-ends. Use Value: On-chip 1.25 V reference and track-and-hold eliminate need for external precision components, reducing system cost and calibration effort.
Portable Spectrum Analyzers	Digital Storage Oscilloscope Modules
Use Scenario: Compact RF spectrum analyzers performing real-time FFT analysis on IF signals from downconverters. IC Role / Device Role / Timing Role: Digitizes intermediate frequency outputs (e.g., 10–41 MHz) for spectral processing; operates with external clock synchronized to LO. Use Value: 46.5 dB SNR at 41 MHz and –58 dBc 2nd harmonic distortion ensure clean spectral representation without spurious masking of weak signals.	Use Scenario: Modular oscilloscope add-on cards for PC-based test systems requiring high channel density and low latency. IC Role / Device Role / Timing Role: High-speed ADC interfaced directly to PCIe or USB 3.0 controller via FPGA; outputs latched data with predictable 4-cycle pipeline delay. Use Value: Separate V_DD pin allows direct connection to 3.3 V or 2.5 V FPGA I/O banks; power-down mode enables dynamic channel gating to reduce overall system power.

Hand-Held Scopemeters

Battery-Powered Oscilloscopes

Use Scenario: Portable field test equipment capturing transient waveforms up to 35 MHz bandwidth with real-time display and storage.

IC Role / Device Role / Timing Role: Primary digitizer converting conditioned analog front-end signals into parallel digital data for FPGA-based acquisition and display processing.

Use Value: 80 MSPS sampling rate and 475 MHz analog bandwidth enable accurate capture of fast edges; 90 mW power dissipation extends battery runtime per charge cycle.

Use Scenario: Low-cost benchtop oscilloscopes targeting education and service markets requiring sub-$500 bill-of-materials.

IC Role / Device Role / Timing Role: Core ADC in signal acquisition path, accepting single-ended or differential inputs from passive probes or active front-ends.

Use Value: On-chip 1.25 V reference and track-and-hold eliminate need for external precision components, reducing system cost and calibration effort.

Portable Spectrum Analyzers

Digital Storage Oscilloscope Modules

Use Scenario: Compact RF spectrum analyzers performing real-time FFT analysis on IF signals from downconverters.

IC Role / Device Role / Timing Role: Digitizes intermediate frequency outputs (e.g., 10–41 MHz) for spectral processing; operates with external clock synchronized to LO.

Use Value: 46.5 dB SNR at 41 MHz and –58 dBc 2nd harmonic distortion ensure clean spectral representation without spurious masking of weak signals.

Use Scenario: Modular oscilloscope add-on cards for PC-based test systems requiring high channel density and low latency.

IC Role / Device Role / Timing Role: High-speed ADC interfaced directly to PCIe or USB 3.0 controller via FPGA; outputs latched data with predictable 4-cycle pipeline delay.

Use Value: Separate V_DD pin allows direct connection to 3.3 V or 2.5 V FPGA I/O banks; power-down mode enables dynamic channel gating to reduce overall system power.

Equivalent & Alternatives

The following parts are listed as comparable options for similar analog-to-digital conversion applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AD9283BRSZ-100	Higher 100 MSPS sampling rate; identical pinout, package, and feature set; same 90 mW typical power at rated speed.	Required when Nyquist bandwidth >35 MHz or oversampling ratio >2× is needed for improved noise shaping.	Select AD9283BRSZ-100 if system clocking supports ≥100 MHz encode and higher SNR at elevated input frequencies is prioritized.
ADS8320UB	16-bit, 1 MSPS SAR ADC; serial SPI interface; 2.7–5.5 V supply; no on-chip reference; 1.5 mW typical power.	Targeted at precision DC/low-frequency measurements (e.g., sensor data loggers), not wideband signal capture.	Choose ADS8320UB only for high-resolution static or slowly varying signals where sampling rate <1 MSPS suffices and serial interface is preferred.

Compared with AD9283BRSZ-RL80, the AD9283BRSZ-100 offers higher throughput without layout or firmware changes, while the ADS8320UB trades speed and bandwidth for resolution and ultra-low power - making them non-interchangeable without re-evaluating signal chain architecture and timing constraints.

Availability

AD9283BRSZ-RL80 is available at Aetrix Electronics and suitable for battery-powered instruments, handheld scopemeters, and low-cost digital oscilloscopes requiring stable component supply, long-term lifecycle support, and industrial temperature grade performance.

Supply support for AD9283BRSZ-RL80 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with design centers and manufacturing facilities worldwide.

The AD9283 product line was engineered for cost-sensitive, space-constrained, and power-limited instrumentation applications - delivering high-speed ADC functionality without external support components or complex power sequencing.

FAQ

What is the maximum analog input frequency supported by the AD9283BRSZ-RL80?

The AD9283BRSZ-RL80 features a 475 MHz analog bandwidth, enabling accurate digitization of input signals up to approximately 35 MHz under Nyquist criteria at 80 MSPS. Measured SNR remains 46.5 dB at 41 MHz input, confirming usable performance beyond half the sampling rate due to oversampling capability and pipeline architecture tolerance.

Does the AD9283BRSZ-RL80 require an external reference voltage?

No, the AD9283BRSZ-RL80 includes an on-chip 1.25 V reference (VREF OUT) that can be directly connected to VREF IN via a short trace. This eliminates the need for external references in most applications. However, an external reference may be used to adjust full-scale range, with performance maintained across ±5% variation.

How does the power-down mode affect the digital outputs of the AD9283BRSZ-RL80?

When PWRDWN is asserted HIGH, the AD9283BRSZ-RL80 drives all eight digital outputs (D7–D0) into a high-impedance state within two clock cycles, reducing total power consumption to 4.2 mW. Recovery to full operation requires ~15 clock cycles after PWRDWN returns LOW, during which outputs remain invalid.

Can the AD9283BRSZ-RL80 interface directly with a 2.5 V FPGA I/O bank?

Yes, the AD9283BRSZ-RL80 supports direct interfacing with 2.5 V logic through its dedicated VDD pin (Pin 15), which powers the digital output buffers. Setting VDD = 2.5 V configures output swing to match 2.5 V CMOS levels, eliminating level-shifters and simplifying PCB routing in mixed-voltage systems.

What is the meaning of "offset binary" coding in the AD9283BRSZ-RL80 output format?

Offset binary coding maps the analog input range linearly to unsigned integers: –0.512 V corresponds to 0x00 (00000000), 0.000 V to 0x80 (10000000), and +0.512 V to 0xFF (11111111). This format avoids two's complement arithmetic in real-time processing and simplifies FPGA-based data alignment and scaling operations for the AD9283BRSZ-RL80.

AD9283BRSZ-RL80 Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc.

Series:: -

Package/Case:: 20-SSOP (0.209", 5.30mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Number of Bits:: 8

Sampling Rate (Per Second):: 80M

Number of Inputs:: 1

Input Type:: Differential, Single Ended

Data Interface:: Parallel

Configuration:: S/H-ADC

Ratio - S/H:ADC:: 1:1

Number of A/D Converters:: 1

Architecture:: Pipelined

Reference Type:: Internal

Voltage - Supply, Analog:: 2.7V ~ 3.6V

Voltage - Supply, Digital:: 2.7V ~ 3.6V

Features:: -

Operating Temperature:: -40°C ~ 85°C

Supplier Device Package:: 20-SSOP

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

AD9283BRSZ-RL80 FAQ

1.How can I place an order for AD9283BRSZ-RL80 through Aetrix?

Please submit a Request for Quotation (RFQ) for AD9283BRSZ-RL80 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AD9283BRSZ-RL80 reliable?

The price and inventory of AD9283BRSZ-RL80 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD9283BRSZ-RL80 is usually 5 days.

3.What payment methods are accepted for AD9283BRSZ-RL80?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD9283BRSZ-RL80 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AD9283BRSZ-RL80?

AD9283BRSZ-RL80 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AD9283BRSZ-RL80 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AD9283BRSZ-RL80?

For technical support, including AD9283BRSZ-RL80 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD9283BRSZ-RL80 requirements.

6.How does Aetrix verify that AD9283BRSZ-RL80 is sourced from the original manufacturer or authorized distributors?

All AD9283BRSZ-RL80 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD9283BRSZ-RL80 meets industry standards.

7.What is the process for return or replacement of AD9283BRSZ-RL80?

All AD9283BRSZ-RL80 units undergo pre-shipment inspection (PSI). If there is an issue with AD9283BRSZ-RL80, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AD9283BRSZ-RL80 part is unused and in its original packaging.

Return procedure for AD9283BRSZ-RL80:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…