Analog Devices Inc. AD9288BSTZ-80
- Part No.:
- AD9288BSTZ-80
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 48-LQFP
- Datasheet:
-
AD9288BSTZ-80.pdf
- Description:
- IC ADC 8BIT PIPELINED 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,727
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD9288BSTZ-80 from Analog Devices is a dual 8-bit, 80 MSPS analog-to-digital converter with on-chip track-and-hold, internal 1.25 V reference, and 475 MHz analog bandwidth per channel. It operates from a single 3.0 V supply (2.7–3.6 V), delivers 47 dB SNR at 41 MHz input, and supports independent channel operation in battery-powered scopemeters and I/Q communications receivers.
For engineers reviewing the AD9288BSTZ-80 datasheet, AD9288BSTZ-80 pinout, AD9288BSTZ-80 application, or AD9288BSTZ-80 equivalent, key selection considerations include its dual-channel 80 MSPS sampling rate, TTL/CMOS-compatible digital outputs, user-selectable offset binary/twos complement data format, standby mode for single-channel power reduction, and pin compatibility with the AD9218 for system scalability.
Technical Context
The AD9288BSTZ-80 implements a bit-per-stage pipeline ADC architecture with differential input buffers, internal reference generation, and four-stage pipeline latency. Each channel features independent encode inputs (ENCA/ENCB), programmable data alignment via S1/S2 pins, and configurable output drive from 2.5–3.6 V supplies.
It supports three operational modes: normal dual-channel, standby for Channel B only, or full standby for both channels - all controlled by logic levels on S1 and S2 pins. The device uses switch-capacitor techniques with built-in error correction and delivers latched digital outputs synchronized to the rising edge of the encode clock.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 8-bit quantization depth, enabling 256 discrete amplitude levels per sample. |
| Sampling Rate | 80 MSPS maximum conversion rate, supporting Nyquist-limited signal capture up to 40 MHz. |
| Analog Bandwidth | 475 MHz per channel, allowing accurate digitization of wideband RF and IF signals without external amplification. |
| SNR @ 41 MHz | 44 dB typical signal-to-noise ratio, defining dynamic range for high-frequency baseband or I/Q demodulation. |
| Power Dissipation | 207 mW total at 80 MSPS (103.5 mW per channel), enabling thermal management in compact portable instruments. |
| Input Range | 1.024 V p-p differential full-scale range centered at 0.3 × VD, compatible with standard transformer-coupled front-ends. |
| Reference | Internal 1.25 V ±130 ppm/°C reference (REFOUT), eliminating need for external precision voltage source in most applications. |
Pinout & Package
AD9288BSTZ-80 is housed in a 48-lead LQFP package (7 mm × 7 mm, 1.4 mm height) rated for industrial temperature range (–40°C to +85°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AINA / AINA | Differential analog input, Channel A | Accepts balanced 1.024 V p-p signal; internally biased to 0.3 × VD for dc-coupled or ac-coupled operation. |
| AINB / AINB | Differential analog input, Channel B | Independent input path identical to Channel A; enables simultaneous dual-signal acquisition. |
| ENCA / ENCB | Encode clock inputs | TTL/CMOS-compatible; rising-edge triggered; supports synchronous or asynchronous dual-channel clocking. |
| D0A–D7A / D0B–D7B | Digital outputs | 8-bit parallel TTL/CMOS outputs per channel; output voltage swing configurable via VDD (2.5–3.6 V). |
| DFS | Data format select | Logic low = offset binary; logic high = twos complement - determines MSB interpretation in DSP interface. |
| S1 / S2 | User-selectable mode control | Configures standby mode (both or Channel B only) or data alignment (½-cycle skew between channels). |
| REFINA / REFINB | Reference voltage inputs | Accept external reference; tied to REFOUT (1.25 V) for internal reference operation. |
| REFOUT | Internal reference output | Provides stable 1.25 V reference; requires 0.1 µF decoupling capacitor for optimal noise performance. |
| VD | Analog supply | 3.0 V ±10% analog power rail; powers analog core, track-and-hold, and reference circuitry. |
| VDD | Digital supply | 3.0 V ±10% digital power rail; powers output buffers and logic; separate from VD for noise isolation. |
| GND | Ground | Eight dedicated ground pins (Pins 1, 12, 16, 27, 29, 32, 34, 45) minimize ground bounce in high-speed switching. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent 8-bit ADCs | Enables simultaneous sampling of two signals (e.g., I and Q paths) without interleaving artifacts or timing skew. |
| On-chip 1.25 V reference | Eliminates external reference IC and associated layout complexity while maintaining ±130 ppm/°C stability. |
| 475 MHz analog bandwidth | Supports direct digitization of IF signals up to 40 MHz without band-limiting filters degrading transient response. |
| Standby mode control | Reduces power to 11 mW total by disabling one or both channels - critical for battery life in handheld instruments. |
| Data alignment capability | Skews Channel B output by ½ clock cycle via S1/S2, enabling time-aligned I/Q data capture from phase-shifted clocks. |
| Pin-compatible upgrade path | Shares footprint and pinout with 10-bit AD9218, allowing resolution upgrade without PCB redesign. |
Applications
| Battery-Powered Scopemeters | Low-Cost Digital Oscilloscopes |
|---|---|
Use Scenario: Portable handheld test equipment acquiring real-time waveforms with limited battery capacity and thermal envelope. IC Role / Device Role / Timing Role: Dual-channel ADC capturing simultaneous voltage and current waveforms at 80 MSPS for 20 MHz bandwidth display. Use Value: 90 mW/channel power consumption extends runtime; internal reference reduces BOM count; 475 MHz bandwidth preserves fast edge fidelity. |
Use Scenario: Entry-level benchtop oscilloscopes requiring cost-effective dual-channel acquisition with >10 MHz analog bandwidth. IC Role / Device Role / Timing Role: Primary digitizer converting probe signals into digital samples for FPGA-based waveform reconstruction and display. Use Value: Pin compatibility with AD9218 allows future resolution upgrade; 44 dB SNR at 41 MHz ensures clean FFT analysis of switching signals. |
| I/Q Communications Receivers | DC-Coupled Data Acquisition Systems |
Use Scenario: Direct-conversion radio receivers demodulating RF signals into in-phase and quadrature baseband components. IC Role / Device Role / Timing Role: Simultaneous sampling of I and Q analog paths with matched gain and phase response across both channels. Use Value: Guaranteed ±1.5% gain matching and ±15 mV voltage matching ensure <0.1° phase error in IQ imbalance-critical applications. |
Use Scenario: Industrial sensor monitoring systems digitizing slow-varying dc or low-frequency analog signals with minimal external components. IC Role / Device Role / Timing Role: High-precision ADC interfacing directly to op-amp sensor outputs using internal 1.25 V reference and 1.024 V p-p range. Use Value: Differential input structure rejects common-mode noise; 47 dB SNR supports >7-bit effective resolution even at low input frequencies. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9288BSTZ-100 | Higher 100 MSPS sampling rate; 218 mW power dissipation; identical pinout and feature set. | Required where Nyquist bandwidth >40 MHz (e.g., 45 MHz IF sampling) and thermal budget permits extra 11 mW. | Select AD9288BSTZ-100 only if system clocking and processing can sustain 100 MSPS data throughput. |
| AD9218BSTZ-100 | 10-bit resolution; same 100 MSPS rate; identical 48-lead LQFP package and pinout; higher 50 dB SNR at 41 MHz. | Used when >256-level amplitude resolution is mandatory, such as high-fidelity spectrum analysis or medical imaging front-ends. | Choose AD9218BSTZ-100 when SNR >47 dB and ENOB >8 bits are required - accepts 2× higher power and cost. |
Compared with AD9288BSTZ-100, the AD9288BSTZ-80 trades 20 MSPS headroom for lower power and cost, while AD9218BSTZ-100 provides 2 additional bits of resolution at the expense of higher noise floor and no 80 MSPS variant - making AD9288BSTZ-80 optimal for cost-sensitive, thermally constrained dual-channel acquisition.
Availability
AD9288BSTZ-80 is available at Aetrix Electronics and suitable for battery-powered instruments, handheld scopemeters, and I/Q communications receivers requiring stable component supply with guaranteed industrial temperature operation.
Supply support for AD9288BSTZ-80 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD9288 belongs to Analog Devices' high-speed data converter product line, designed specifically for portable and cost-sensitive instrumentation requiring dual-channel, low-power, easy-to-integrate ADC functionality.
FAQ
What is the maximum analog input frequency supported by the AD9288BSTZ-80?
The AD9288BSTZ-80 has a 475 MHz analog bandwidth per channel, meaning it can accurately digitize signals with frequency content up to 475 MHz before significant attenuation occurs. However, for alias-free sampling per Nyquist, the maximum input frequency is half the 80 MSPS sampling rate - i.e., 40 MHz - assuming proper anti-alias filtering is applied prior to the ADC input.
Does the AD9288BSTZ-80 require an external reference voltage?
No, the AD9288BSTZ-80 includes an internal 1.25 V reference (REFOUT) that can be directly connected to REFINA and REFINB pins for self-contained operation. An external reference may be used for improved accuracy or custom full-scale range, but it is not required - the internal reference delivers ±130 ppm/°C stability and supports the full 47 dB SNR specification.
How does the standby mode function in the AD9288BSTZ-80?
The AD9288BSTZ-80 supports two standby configurations via S1/S2 pins: full standby (both channels disabled, 6–11 mW total) or Channel B-only standby (Channel A remains active). In standby, digital outputs enter high-impedance state and analog circuitry power is reduced - enabling dynamic power scaling in portable instruments where only one signal path is needed at a time.
Can the AD9288BSTZ-80 interface directly with 2.5 V logic systems?
Yes, the AD9288BSTZ-80's digital outputs are TTL/CMOS-compatible and support output supply voltages from 2.5 V to 3.6 V via the VDD pin. When VDD = 2.5 V, the outputs deliver valid logic levels (VOH ≥ 2.0 V, VOL ≤ 0.4 V) compatible with standard 2.5 V FPGA or ASIC interfaces - no level-shifting circuitry is required.
What is the purpose of the DFS pin on the AD9288BSTZ-80?
The DFS (Data Format Select) pin configures the digital output coding scheme: logic low selects offset binary format (0x00 = 0 V, 0xFF = full-scale positive), while logic high selects twos complement (0x80 = 0 V, 0xFF = most negative, 0x00 = most positive). This allows seamless integration with DSP processors or FPGAs expecting either representation without external translation logic.
AD9288BSTZ-80 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 48-LQFP
- Packaging:
- Tray
- Product Status:
- Active
- Number of Bits:
- 8
- Sampling Rate (Per Second):
- 80M
- Number of Inputs:
- 2
- Input Type:
- Differential
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 2
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 2.7V ~ 3.6V
- Voltage - Supply, Digital:
- 2.7V ~ 3.6V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 48-LQFP (7x7)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD9288BSTZ-80 FAQ
1.How can I place an order for AD9288BSTZ-80 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD9288BSTZ-80 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD9288BSTZ-80 reliable?
The price and inventory of AD9288BSTZ-80 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD9288BSTZ-80 is usually 5 days.
3.What payment methods are accepted for AD9288BSTZ-80?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD9288BSTZ-80 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD9288BSTZ-80?
AD9288BSTZ-80 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD9288BSTZ-80 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD9288BSTZ-80?
For technical support, including AD9288BSTZ-80 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD9288BSTZ-80 requirements.
6.How does Aetrix verify that AD9288BSTZ-80 is sourced from the original manufacturer or authorized distributors?
All AD9288BSTZ-80 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD9288BSTZ-80 meets industry standards.
7.What is the process for return or replacement of AD9288BSTZ-80?
All AD9288BSTZ-80 units undergo pre-shipment inspection (PSI). If there is an issue with AD9288BSTZ-80, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD9288BSTZ-80 part is unused and in its original packaging.
Return procedure for AD9288BSTZ-80:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD9288BSTZ-80 Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

