My Inquiry
My Account
Analog Devices Inc. AD9633BCPZ-105
- Part No.:
- AD9633BCPZ-105
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 48-WFQFN Exposed Pad, CSP
- Datasheet:
-
AD9633BCPZ-105.pdf
- Description:
- IC ADC 12BIT PIPELINED 48LFCSP
- Quantity:
- Payment:
- Shipping:
Inventory:1,675
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD9633BCPZ-105 from Analog Devices is a quad, 12-bit, 105 MSPS analog-to-digital converter with serial LVDS output, 1.8 V supply operation, 71 dB SNR (to Nyquist), 91 dBc SFDR (to Nyquist), and 650 MHz full-power analog bandwidth. It serves as a high-speed digitizer in multichannel RF receiver front ends requiring precise time-aligned sampling across four channels.
For engineers reviewing the AD9633BCPZ-105 datasheet, AD9633BCPZ-105 pinout, AD9633BCPZ-105 application, or AD9633BCPZ-105 equivalent, this page delivers verified specifications, validated pin functions, confirmed industrial-temperature operation (−40°C to +85°C), RoHS-compliant 48-lead LFCSP packaging, and real-world use context for medical ultrasound, high-speed imaging, and quadrature radio receivers.
Technical Context
The AD9633BCPZ-105 implements a multistage pipelined ADC architecture with 1-bit redundancy per stage for digital error correction and operates on a single 1.8 V AVDD/DRVDD supply. Its sample-and-hold circuit supports differential 2 V p-p input range with programmable common-mode voltage via the VCM pin.
It features dual LVDS output lanes with configurable DDR/SDR framing, programmable output resolution (10- or 12-bit), and synchronized multichip operation via SYNC input and clock divider. Serial port control (SPI) enables runtime configuration of power modes, test patterns, clock/data alignment, and output format.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit - Delivers 4096 discrete amplitude levels per sample for high-fidelity signal capture. |
| Sampling Rate | 105 MSPS - Enables real-time digitization of signals up to 52.5 MHz (Nyquist) without aliasing in baseband applications. |
| SNR (to Nyquist) | 71 dB - Supports >11.5 ENOB at 9.7 MHz input, ensuring minimal quantization noise in dynamic signal acquisition. |
| SFDR (to Nyquist) | 91 dBc - Suppresses spurious tones by ≥91 dB relative to carrier, critical for detecting weak signals adjacent to strong interferers. |
| Analog Bandwidth | 650 MHz - Maintains flat frequency response through UHF band, enabling direct IF sampling at 70–200 MHz. |
| Power Consumption | 389 mW (four channels, sine input, ANSI-644 LVDS mode) - Optimized for compact, thermally constrained systems with scalable low-power options. |
| Supply Voltage | 1.8 V AVDD/DRVDD - Reduces system-level power delivery complexity and enables compatibility with modern low-voltage FPGAs and processors. |
| Operating Temperature | −40°C to +85°C - Validated for industrial and medical equipment deployed in uncontrolled ambient environments. |
Pinout & Package
AD9633BCPZ-105 is housed in a RoHS-compliant, thermally enhanced 48-lead LFCSP (7 mm × 7 mm, CP-48-13), with exposed thermal pad (AGND) soldered to PCB ground plane for optimal junction-to-board thermal resistance (θJB = 7.8°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CLK+, CLK− | Differential encode clock input | Accepts LVDS/LVPECL/CMOS clocks up to 1000 MHz; determines sampling instant and internal pipeline timing. |
| VIN+A to VIN−D | Four differential analog inputs (A–D) | Support 2 V p-p differential swing; require external common-mode bias via VCM pin for optimal linearity and SNR. |
| D0±A to D1±D | LVDS digital output pairs (two lanes × four channels) | Deliver serialized 12-bit data at DDR rates; default two-lane mode outputs all four channels simultaneously with frame synchronization. |
| DCO+, DCO− | Data clock output | Provides source-synchronous capture clock (up to 375 MHz) aligned to LVDS data edges for reliable FPGA interface timing. |
| FCO+, FCO− | Frame clock output | Signals start of each new output byte; used to align multi-byte words across lanes and synchronize multichip data streams. |
| SYNC | Multi-chip synchronization input | Resets internal clock divider to enable deterministic phase alignment across multiple AD9633BCPZ-105 devices. |
| PDWN | Global power-down control | Active-high signal reduces total power to ≤2 mW; supports rapid wake-up (375 μs) for burst-mode acquisition systems. |
| SCLK, SDIO, CSB | SPI serial interface | Configures operating modes, test patterns, output alignment, and power states; supports in-system reconfiguration without reset. |
Key Features
| Feature | Design Value |
|---|---|
| Programmable output resolution | Runtime-selectable 10-bit or 12-bit output via SPI register, enabling trade-off between data throughput and precision per application need. |
| Built-in digital test pattern generation | Includes deterministic, pseudorandom, and user-defined patterns delivered over SPI-eliminates need for external pattern generators during board-level validation. |
| Flexible bit orientation | Configurable MSB/LSB-first and data lane mapping via SPI, simplifying FPGA logic design and reducing interface glue logic. |
| Individual-channel power-down | Each ADC channel can be disabled independently, reducing power by ~100 mW per inactive channel while preserving others' operation. |
| Serial LVDS with reduced-swing option | ANSI-644-compliant LVDS (345 mV typical VOD) or low-power reduced-range mode (200 mV typical VOD) selectable via SPI for EMI or power optimization. |
| Standby mode with fast wake-up | Reduces power to 202 mW and resumes full operation in 250 ns-ideal for time-triggered acquisition in radar or ultrasound pulse-echo systems. |
Applications
| Medical Ultrasound Imaging | High-Speed Industrial Imaging |
|---|---|
Use Scenario: Digitizing RF echo returns from phased-array transducers at 40–60 MSPS per channel for beamforming and B-mode reconstruction. IC Role / Device Role / Timing Role: Quad-channel simultaneous sampling ADC providing time-aligned 12-bit samples across four receive paths with sub-ns aperture jitter. Use Value: 71 dB SNR preserves tissue contrast resolution; 650 MHz analog bandwidth supports harmonic imaging up to 20 MHz center frequency. |
Use Scenario: Capturing high-frame-rate X-ray or optical line-scan images in automated inspection systems requiring >100 MSPS aggregate throughput. IC Role / Device Role / Timing Role: Four parallel digitizers feeding FPGA-based image preprocessing pipelines with deterministic latency (16 clock cycles). Use Value: 105 MSPS per channel enables >400 MSPS total throughput; LVDS serialization minimizes trace count and EMI in dense PCB layouts. |
| Quadrature Radio Receivers | Test & Measurement Equipment |
Use Scenario: Direct sampling of I/Q downconverted signals in diversity receivers for cellular base stations or software-defined radios. IC Role / Device Role / Timing Role: Simultaneous digitization of in-phase and quadrature analog inputs with matched gain/phase across channels for coherent demodulation. Use Value: ±0.5 LSB INL and ±0.3 LSB DNL ensure <0.1° phase error; multichip sync enables phase-coherent MIMO antenna array digitization. |
Use Scenario: High-bandwidth signal acquisition in oscilloscopes, spectrum analyzers, and vector signal analyzers requiring wide dynamic range and low distortion. IC Role / Device Role / Timing Role: Front-end ADC delivering calibrated 12-bit samples with 91 dBc SFDR for accurate spectral analysis of complex modulated waveforms. Use Value: 91 dBc SFDR enables detection of −90 dBc spurs; 71 dB SNR supports >11-bit effective resolution for precision waveform fidelity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-channel, high-speed ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9253BCPZ-105 | 14-bit resolution, same 48-lead LFCSP package and pinout, but higher power (526 mW at 105 MSPS) and lower max sampling rate (125 MSPS vs. AD9633's 125 MSPS). | Preferred where higher DC accuracy and SNR (>73 dB) outweigh power and cost constraints; not drop-in due to different reference and biasing requirements. | Select AD9253BCPZ-105 when ENOB > 11.8 bits is required; verify layout compatibility for VREF and RBIAS network changes. |
| ADC3664IRSBT | Texas Instruments 14-bit, 125 MSPS quad ADC in 40-pin QFN; uses 1.8 V/3.3 V dual supply, JESD204B output instead of LVDS, and lacks built-in test pattern generator. | Targets JESD204B-equipped FPGAs; requires serializer/deserializer IP and external clock conditioning not needed for AD9633BCPZ-105's self-clocked LVDS interface. | Choose ADC3664IRSBT only if JESD204B infrastructure exists; otherwise AD9633BCPZ-105 offers simpler, lower-latency LVDS integration with no FPGA IP dependency. |
Compared with AD9253BCPZ-105 and ADC3664IRSBT, AD9633BCPZ-105 provides optimal balance of 12-bit precision, 105 MSPS speed, LVDS simplicity, and 389 mW power-making it ideal for cost-sensitive, space-constrained systems needing proven industrial temperature reliability and SPI configurability without JESD204B overhead.
Availability
AD9633BCPZ-105 is available at Aetrix Electronics and suitable for medical ultrasound imaging, high-speed industrial inspection, and quadrature radio receiver designs requiring stable component supply, long-term lifecycle support, and RoHS-compliant manufacturing.
Supply support for AD9633BCPZ-105 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Wilmington, MA, with R&D and manufacturing operations worldwide.
The AD9633 product line delivers quad-channel, low-power, high-speed ADCs optimized for multichannel RF and imaging systems where space, thermal budget, and deterministic timing synchronization are critical constraints.
FAQ
What is the maximum sampling rate supported by the AD9633BCPZ-105?
The AD9633BCPZ-105 is rated for a maximum conversion rate of 105 MSPS, as confirmed in Table 4 of the Rev. F datasheet under "Conversion Rate." This rate is fixed for the -105 variant and cannot be increased beyond specification-even with faster clock inputs-due to internal pipeline timing limits and thermal constraints.
Does the AD9633BCPZ-105 require an external voltage reference?
No, the AD9633BCPZ-105 integrates a 1.0 V internal voltage reference (VREF) with ±2% tolerance over temperature, as specified in Table 1. External reference is optional and only used when higher absolute accuracy or custom reference voltage is required; default operation uses the internal reference.
How does the AD9633BCPZ-105 handle multichip synchronization?
The AD9633BCPZ-105 uses the SYNC input pin to reset its internal clock divider and align sampling phases across multiple devices. When driven synchronously with identical clock sources, it achieves deterministic inter-device skew <±50 ps, enabling coherent sampling in phased-array and MIMO systems.
What LVDS output compliance does the AD9633BCPZ-105 support?
The AD9633BCPZ-105 supports ANSI-644 LVDS (default) with 345 mV typical differential output voltage, and a low-power reduced-swing mode (200 mV typical VOD) selectable via SPI register 0x14 Bit[0]. Both modes comply with IEEE 1596.3 signaling thresholds.
Can the AD9633BCPZ-105 operate with a single-ended analog input?
No-the AD9633BCPZ-105 analog input architecture is strictly differential, as stated in the General Description and Figure 54. Single-ended drive degrades SNR by >6 dB and violates the input common-mode voltage specification; external baluns or differential amplifiers are required for proper interface.
AD9633BCPZ-105 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 48-WFQFN Exposed Pad, CSP
- Packaging:
- Tray
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 105M
- Number of Inputs:
- 4
- Input Type:
- Differential
- Data Interface:
- LVDS - Serial
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 4
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 1.7V ~ 1.9V
- Voltage - Supply, Digital:
- 1.7V ~ 1.9V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 48-LFCSP (7x7)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD9633BCPZ-105 FAQ
1.How can I place an order for AD9633BCPZ-105 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD9633BCPZ-105 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD9633BCPZ-105 reliable?
The price and inventory of AD9633BCPZ-105 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD9633BCPZ-105 is usually 5 days.
3.What payment methods are accepted for AD9633BCPZ-105?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD9633BCPZ-105 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD9633BCPZ-105?
AD9633BCPZ-105 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD9633BCPZ-105 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD9633BCPZ-105?
For technical support, including AD9633BCPZ-105 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD9633BCPZ-105 requirements.
6.How does Aetrix verify that AD9633BCPZ-105 is sourced from the original manufacturer or authorized distributors?
All AD9633BCPZ-105 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD9633BCPZ-105 meets industry standards.
7.What is the process for return or replacement of AD9633BCPZ-105?
All AD9633BCPZ-105 units undergo pre-shipment inspection (PSI). If there is an issue with AD9633BCPZ-105, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD9633BCPZ-105 part is unused and in its original packaging.
Return procedure for AD9633BCPZ-105:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD9633BCPZ-105 Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
