My Inquiry
My Account
Analog Devices Inc. AD9635BCPZ-125
- Part No.:
- AD9635BCPZ-125
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 32-WFQFN Exposed Pad, CSP
- Datasheet:
-
AD9635BCPZ-125.pdf
- Description:
- IC ADC 12BIT PIPELINED 32LFCSP
- Quantity:
- Payment:
- Shipping:
Inventory:1,009
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD9635BCPZ-125 from Analog Devices is a dual-channel, 12-bit, 125 MSPS serial LVDS analog-to-digital converter operating from a single 1.8 V supply. It delivers 71 dBFS SNR and 93 dBc SFDR at 70 MHz input, with 650 MHz full-power analog bandwidth and 2 V p-p differential input range. It serves as the front-end digitizer in I/Q demodulation and multimode wireless receivers.
For engineers reviewing the AD9635BCPZ-125 datasheet, AD9635BCPZ-125 pinout, AD9635BCPZ-125 application, or AD9635BCPZ-125 equivalent, key selection considerations include its dual-channel 125 MSPS LVDS output timing, programmable output resolution (10/12-bit), SPI-configurable data alignment, and industrial temperature range (−40°C to +85°C) in a 32-lead LFCSP package.
Technical Context
The AD9635BCPZ-125 implements a multistage pipelined ADC architecture with digital error correction logic, sampling on the rising edge of the clock and achieving 16-clock-cycle pipeline latency. Its on-chip sample-and-hold circuit supports differential analog inputs up to 650 MHz full-power bandwidth without external drivers.
It integrates a 1.0 V internal voltage reference with ±0.2% output tolerance, programmable clock divider, and dual LVDS output lanes supporting DDR operation with DCO and FCO outputs. Power management includes per-channel power-down and standby modes, consuming 115 mW per channel at 125 MSPS in ANSI-644 LVDS mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit - defines quantization step size and dynamic range for baseband and IF sampling |
| Sample Rate | 125 MSPS - enables Nyquist-limited digitization of signals up to 62.5 MHz without aliasing |
| SNR | 71 dBFS (to Nyquist) - determines minimum detectable signal level in noise-limited systems |
| SFDR | 93 dBc at 70 MHz - specifies spurious-free dynamic range for multi-tone RF receiver applications |
| Analog Bandwidth | 650 MHz - supports direct sampling of high-IF signals without external amplification |
| Input Range | 2 V p-p differential - sets full-scale swing requirement for transformer or amplifier interface design |
| Power per Channel | 115 mW at 125 MSPS - enables thermal-aware layout in space-constrained portable instrumentation |
| Supply Voltage | 1.8 V AVDD/DRVDD - simplifies power delivery with single low-voltage rail and no external reference needed |
Pinout & Package
The AD9635BCPZ-125 is housed in a RoHS-compliant, 32-lead LFCSP (5 mm × 5 mm) with exposed paddle soldered to AGND for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CLK+, CLK− | Differential clock input | Accepts LVPECL/LVDS/CMOS clocks; jitter sensitivity ≤174 fs rms limits phase noise impact on SNR |
| VINA+, VINA− / VINB+, VINB− | Differential analog inputs (Ch A/B) | Support 2 V p-p swing and 0.9 V common-mode; require external bias or transformer coupling |
| D0A±, D1A± / D0B±, D1B± | LVDS serial data outputs (Ch A/B) | Two-lane DDR outputs per channel; configurable for 10/12-bit resolution and twos-complement coding |
| DCO+, DCO− / FCO+, FCO− | Data and frame clock outputs | Provide synchronous capture timing; DCO operates up to 500 MHz for DDR data recovery |
| SDIO/PDWN, SCLK/DFS, CSB | SPI interface control | Enable register configuration, power mode selection, and output format control (twos-complement/offset binary) |
| VREF, VCM, RBIAS | Reference and bias control | VREF = 1.0 V ±20 mV; VCM sets analog input common-mode; RBIAS configures internal bias current via 10 kΩ resistor |
Key Features
| Feature | Design Value |
|---|---|
| Serial LVDS output | ANSI-644 compliant or reduced-range LVDS option reduces EMI and driver power by 20% vs. standard mode |
| Programmable output alignment | Adjusts DCO-to-data delay (±300 ps) and FCO-to-DCO timing to compensate for PCB trace skew |
| Built-in test pattern generation | Supports deterministic, pseudorandom, and user-defined patterns via SPI for system-level ADC validation |
| Flexible power management | Full chip power-down (<2 mW) and per-channel standby (99 mW) enable adaptive power scaling in battery-powered instruments |
| On-chip 1.0 V reference | Eliminates external reference IC and decoupling complexity; drift <3.7 ppm/°C ensures stable INL over temperature |
Applications
| Communications Receiver | I/Q Demodulation System |
|---|---|
Use Scenario: Multimode cellular base station receiver digitizing 70 MHz IF signals from dual-path analog front-end. IC Role / Device Role / Timing Role: Dual-channel ADC captures synchronized I and Q streams at 125 MSPS with matched gain/phase for coherent demodulation. Use Value: 93 dBc SFDR at 70 MHz suppresses adjacent channel interference; 16-cycle pipeline latency enables real-time digital downconversion. | Use Scenario: Software-defined radio (SDR) platform performing wideband spectrum analysis and modulation classification. IC Role / Device Role / Timing Role: Front-end digitizer providing time-aligned 12-bit samples to FPGA-based digital signal processor with DCO-synchronized capture. Use Value: 650 MHz analog bandwidth allows direct sampling of 200 MHz+ instantaneous bandwidth; LVDS serialization reduces FPGA pin count by 50% vs. parallel interface. |
| Portable Ultrasound Imaging | Battery-Powered Handheld Scope |
Use Scenario: Compact medical ultrasound probe digitizing echo return signals from 5–15 MHz transducer arrays. IC Role / Device Role / Timing Role: Low-power dual ADC acquiring beamformed RF data with minimal thermal dissipation in handheld enclosure. Use Value: 115 mW/channel at 125 MSPS enables >4-hour battery life; 71 dBFS SNR preserves tissue contrast resolution in near-field imaging. | Use Scenario: Field-deployable oscilloscope capturing transient events up to 62.5 MHz with 12-bit vertical resolution. IC Role / Device Role / Timing Role: High-fidelity digitizer converting analog input to serialized LVDS stream for real-time waveform reconstruction and storage. Use Value: 2 V p-p input range accommodates ±1 V signals without attenuation; programmable output resolution allows trade-off between speed and memory usage. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel, 12-bit, high-speed ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9635BCPZ-80 | Lower maximum sample rate (80 MSPS); identical pinout, package, and feature set | Suitable for cost-sensitive applications with ≤40 MHz IF bandwidth requirements | Select AD9635BCPZ-80 when system clock constraints or lower power (94 mW/channel) outweigh need for 125 MSPS performance |
| AD9645BCPZ-125 | 14-bit resolution, same 125 MSPS rate and 32-lead LFCSP package; higher power (210 mW/channel) | Required where ENOB >11.5 bits is critical, e.g., high-fidelity radar pulse analysis | Choose AD9645BCPZ-125 only if additional 2-bit resolution justifies 83% higher power and potential SNR/SFDR trade-offs |
Compared with AD9635BCPZ-80 and AD9645BCPZ-125, the AD9635BCPZ-125 uniquely balances 125 MSPS throughput, 12-bit precision, and sub-230 mW total power in a compact LFCSP-making it optimal for portable broadband receivers where size, power, and IF bandwidth are co-constrained.
Availability
AD9635BCPZ-125 is available at Aetrix Electronics and suitable for communications infrastructure, portable medical imaging, and battery-powered test equipment requiring stable component supply across extended production lifecycles.
Supply support for AD9635BCPZ-125 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The AD9635 product line delivers dual-channel, low-power, high-speed ADCs optimized for space-constrained, thermally sensitive applications such as handheld instrumentation and multichannel wireless receivers.
FAQ
What is the maximum analog input frequency supported by the AD9635BCPZ-125?
The AD9635BCPZ-125 supports a full-power analog bandwidth of 650 MHz, enabling direct sampling of IF signals up to this frequency while maintaining specified SNR and SFDR performance. This bandwidth is verified at −1.0 dBFS input level and applies across the industrial temperature range (−40°C to +85°C). For optimal performance above 200 MHz, proper PCB layout with controlled impedance and minimized parasitic capacitance is required.
Does the AD9635BCPZ-125 require an external voltage reference?
No, the AD9635BCPZ-125 integrates a precision 1.0 V internal voltage reference with ±0.2% output tolerance and drift of ≤3.7 ppm/°C. The VREF pin must be decoupled using a 1.0 μF low-ESR capacitor in parallel with a 0.1 μF ceramic capacitor. External reference is not needed for standard operation, reducing BOM count and board area.
How does the AD9635BCPZ-125 handle power management in portable applications?
The AD9635BCPZ-125 provides three low-power states: full chip power-down (<2 mW), per-channel standby (99 mW), and active operation (115 mW/channel at 125 MSPS). These modes are controlled via SPI or static pins (PDWN, DFS), allowing dynamic adaptation to signal activity-critical for extending battery life in handheld scope meters and portable ultrasound devices.
What LVDS output standards does the AD9635BCPZ-125 support?
The AD9635BCPZ-125 supports two LVDS output modes: ANSI-644 (default, 290–400 mV differential swing) and a low-power reduced-range option (160–230 mV swing, similar to IEEE 1596.3). Both modes use the same D0x±/D1x± pins and are selected via SPI register configuration, enabling EMI reduction and lower driver power without hardware changes.
Can the AD9635BCPZ-125 be used with single-ended analog inputs?
No, the AD9635BCPZ-125 is designed exclusively for differential analog inputs. Its switched-capacitor input structure requires balanced VINA+/VINA− and VINB+/VINB− pairs with 0.9 V common-mode voltage. Single-ended drive is not supported and will degrade INL, SNR, and SFDR performance; transformer or fully differential amplifier interfaces are mandatory.
AD9635BCPZ-125 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 32-WFQFN Exposed Pad, CSP
- Packaging:
- Tray
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 125M
- Number of Inputs:
- 2
- Input Type:
- Differential
- Data Interface:
- LVDS - Serial
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 2
- Architecture:
- Pipelined
- Reference Type:
- Internal
- Voltage - Supply, Analog:
- 1.7V ~ 1.9V
- Voltage - Supply, Digital:
- 1.7V ~ 1.9V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 32-LFCSP (5x5)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD9635BCPZ-125 FAQ
1.How can I place an order for AD9635BCPZ-125 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD9635BCPZ-125 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD9635BCPZ-125 reliable?
The price and inventory of AD9635BCPZ-125 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD9635BCPZ-125 is usually 5 days.
3.What payment methods are accepted for AD9635BCPZ-125?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD9635BCPZ-125 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD9635BCPZ-125?
AD9635BCPZ-125 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD9635BCPZ-125 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD9635BCPZ-125?
For technical support, including AD9635BCPZ-125 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD9635BCPZ-125 requirements.
6.How does Aetrix verify that AD9635BCPZ-125 is sourced from the original manufacturer or authorized distributors?
All AD9635BCPZ-125 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD9635BCPZ-125 meets industry standards.
7.What is the process for return or replacement of AD9635BCPZ-125?
All AD9635BCPZ-125 units undergo pre-shipment inspection (PSI). If there is an issue with AD9635BCPZ-125, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD9635BCPZ-125 part is unused and in its original packaging.
Return procedure for AD9635BCPZ-125:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD9635BCPZ-125 Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
