Analog Devices Inc. AD9640-105EBZ
- Part No.:
- AD9640-105EBZ
- Manufacturer:
- Analog Devices Inc.
- Package:
- Datasheet:
-
AD9640-105EBZ.pdf
- Description:
- ADC 14BIT 105MSPS DUAL 64-LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:1,688
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD9640-105EBZ from Analog Devices is a dual-channel, 14-bit, 105 MSPS analog-to-digital converter evaluation board designed to demonstrate the performance of the AD9640BCPZ-105 ADC core. It supports differential analog inputs up to 650 MHz bandwidth, operates from a single 1.8 V analog supply, and delivers 71.6 dBc SNR at 70 MHz input with 85 dBc SFDR - enabling high-fidelity IF sampling in LTE and WCDMA baseband receivers.
For engineers reviewing the AD9640-105EBZ datasheet, AD9640-105EBZ pinout, AD9640-105EBZ application, or AD9640-105EBZ equivalent, this page provides verified functional context, real-world signal chain integration guidance, power delivery requirements, clocking constraints for 105 MSPS operation, and hardware-level configuration options including CMOS/LVDS output mode selection and fast detect threshold programming.
Technical Context
The AD9640-105EBZ implements the AD9640BCPZ-105 dual 14-bit ADC in a 64-lead LFCSP package, featuring pipelined architecture with integrated error correction, internal 1.0 V reference, and duty cycle stabilizer for clock jitter resilience. It supports integer clock division (1–8), flexible analog input range (1–2 Vp-p), and programmable fast detect/threshold monitoring for AGC loop acceleration.
Signal integrity is maintained via differential analog inputs with 650 MHz bandwidth, 95 dB channel isolation, and configurable digital outputs (1.8–3.3 V CMOS or 1.8 V LVDS). The board includes on-board LDOs, clock conditioning circuitry, and SPI interface for register access to BIST, signal monitor, and DC correction functions - all optimized for IF sampling up to 450 MHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ADC Resolution | 14-bit dual-channel conversion with guaranteed no missing codes over −40°C to +85°C industrial range. |
| Sample Rate | 105 MSPS maximum sustained rate; supports lower rates via integer clock divider (1–8) for flexible timing design. |
| SNR / SFDR | 71.6 dBc SNR and 85 dBc SFDR at 70 MHz input frequency - critical for maintaining EVM in LTE/WCDMA demodulation. |
| Analog Input Bandwidth | 650 MHz differential input bandwidth enables direct IF sampling of cellular bands without external amplification. |
| Power Consumption | 603 mW typical at 105 MSPS with 3.3 V CMOS outputs - balances performance and thermal management in dense RF modules. |
| Digital Interface | 3-wire SPI for full register control (BIST, signal monitor, fast detect thresholds); supports offset binary, two's complement, or gray coding. |
| Output Options | Configurable 14-bit parallel outputs: 1.8–3.3 V CMOS or 1.8 V LVDS - allows interoperability with FPGA I/O banks or ASIC interfaces. |
Availability
AD9640-105EBZ is available at Aetrix Electronics and suitable for RF receiver prototyping, LTE/WCDMA baseband development, and software-defined radio validation requiring stable component supply and documented evaluation platform support.
Supply support for AD9640-105EBZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving communications, industrial, and aerospace markets since 1965.
The AD9640 product line delivers high-speed, low-power dual ADCs optimized for communications infrastructure - specifically targeting diversity receivers, multimode base stations, and broadband IF digitization where dynamic range, channel matching, and fast AGC response are essential.
FAQ
What is the primary function of the AD9640-105EBZ?
The AD9640-105EBZ is an evaluation board for the AD9640BCPZ-105 dual 14-bit, 105 MSPS ADC. Its purpose is to enable hardware validation, signal integrity testing, and firmware integration of the AD9640-105EBZ in RF receiver chains - not as a production component but as a reference platform with calibrated analog front-end, clock distribution, and SPI-configurable digital interface.
Does the AD9640-105EBZ support both CMOS and LVDS output modes?
Yes, the AD9640-105EBZ supports both output standards via hardware jumpers and register configuration. It can drive 14-bit parallel data using either 1.8–3.3 V CMOS logic levels or 1.8 V LVDS differential pairs - allowing direct connection to Xilinx Kintex or Intel Stratix FPGA banks depending on system noise and timing margin requirements for the AD9640-105EBZ.
What clocking options does the AD9640-105EBZ provide for the AD9640-105EBZ ADC core?
The AD9640-105EBZ includes an onboard clock conditioner supporting single-ended or differential clock inputs up to 625 MHz. It features an integrated duty cycle stabilizer and integer clock divider (1–8), enabling precise 105 MSPS sampling from common RF synthesizers - critical for stable phase alignment across both channels of the AD9640-105EBZ.
How is AGC support implemented on the AD9640-105EBZ?
The AD9640-105EBZ leverages two dedicated on-chip AGC aids: (1) Fast Detect outputs (FD0–FD3) delivering 4-bit magnitude data with <10 ns latency, and (2) programmable Signal Monitor block generating composite RMS/peak/DC values. Both are accessible via SPI and routed to header pins on the AD9640-105EBZ for real-time gain control loop implementation.
Is the AD9640-105EBZ pin-compatible with other AD96xx evaluation boards?
No - the AD9640-105EBZ is not pin-compatible with other AD96xx evaluation boards. While the underlying AD9640BCPZ-105 IC shares pinout compatibility with AD9627/AD9600 series for migration paths, the AD9640-105EBZ board layout, connector placement, and power sequencing are unique to its 64-lead LFCSP footprint and dual-ADC signal routing - requiring dedicated PCB integration for the AD9640-105EBZ.
AD9640-105EBZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Packaging:
- Box
- Product Status:
- Obsolete
- Number of A/D Converters:
- 2
- Number of Bits:
- 14
- Sampling Rate (Per Second):
- 105M
- Data Interface:
- Serial
- Input Range:
- 2Vpp
- Power (Typ) @ Conditions:
- 730mW @ 105MSPS
- Utilized IC / Part:
- AD9640
- Contents:
- Board(s)
AD9640-105EBZ FAQ
1.How can I place an order for AD9640-105EBZ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD9640-105EBZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD9640-105EBZ reliable?
The price and inventory of AD9640-105EBZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD9640-105EBZ is usually 5 days.
3.What payment methods are accepted for AD9640-105EBZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD9640-105EBZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD9640-105EBZ?
AD9640-105EBZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD9640-105EBZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD9640-105EBZ?
For technical support, including AD9640-105EBZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD9640-105EBZ requirements.
6.How does Aetrix verify that AD9640-105EBZ is sourced from the original manufacturer or authorized distributors?
All AD9640-105EBZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD9640-105EBZ meets industry standards.
7.What is the process for return or replacement of AD9640-105EBZ?
All AD9640-105EBZ units undergo pre-shipment inspection (PSI). If there is an issue with AD9640-105EBZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD9640-105EBZ part is unused and in its original packaging.
Return procedure for AD9640-105EBZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD9640-105EBZ Tags

-
1083
Adafruit Industries LLC

-
1085
Adafruit Industries LLC

-
ADS7038Q1EVM-PDK
Texas Instruments

-
ADS8688EVM-PDK
Texas Instruments

-
EVAL-AD7606C18FMCZ
Analog Devices Inc.

-
ADS1232REF
Texas Instruments

-
EVAL-AD4134FMCZ
Analog Devices Inc.

-
EVAL-AD7768FMCZ
Analog Devices Inc.

-
ADC128S102EVM
Texas Instruments

-
ADS124S08EVM
Texas Instruments

-
ADC6140EVM-PDK
Texas Instruments

-
ADS7066EVM-PDK
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

