My Inquiry
My Account
Analog Devices Inc. AD9644BCPZ-155
- Part No.:
- AD9644BCPZ-155
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 48-VFQFN Exposed Pad, CSP
- Datasheet:
-
AD9644BCPZ-155.pdf
- Description:
- IC ADC 14BIT PIPELINED 48LFCSP
- Quantity:
- Payment:
- Shipping:
Inventory:4,156
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD9644BCPZ-155 from Analog Devices is a dual-channel, 14-bit, 155 MSPS analog-to-digital converter with JESD204A serial output, 1.8 V supply operation, and support for IF sampling up to 250 MHz. It delivers 71.7 dBFS SNR and 92 dBc SFDR at 70 MHz input, enabling high-fidelity digitization in multiband wireless receivers and software-defined radios.
For engineers reviewing the AD9644BCPZ-155 datasheet, AD9644BCPZ-155 pinout, AD9644BCPZ-155 application, or AD9644BCPZ-155 equivalent, key selection criteria include its dual-channel pipeline architecture, CML serial outputs compliant with JESD204A (up to 3.2 Gbps shared link), on-chip PLL clock multiplication, and programmable analog input range (1.4–2.1 Vp-p).
Technical Context
The AD9644BCPZ-155 implements two independent 14-bit pipelined ADC cores with integrated error correction logic and wide-bandwidth differential sample-and-hold amplifiers. Its on-chip PLL multiplies the input sampling clock to generate the JESD204A data-rate clock, eliminating external clock synthesis complexity.
Dual JESD204A lanes support either one shared 3.2 Gbps link (L=1, F=4) or two independent 1.6 Gbps links (L=2, F=2), with dedicated DSYNC inputs per channel for deterministic synchronization. The ADC features a duty cycle stabilizer (DCS), programmable internal voltage reference, and flexible SPI-controlled configuration of data format, power modes, and input scaling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 14-bit - Enables high dynamic range digitization of narrowband and wideband RF signals without quantization-limited distortion. |
| Max Sampling Rate | 155 MSPS - Supports Nyquist-sampled IF signals up to 77.5 MHz or undersampled RF signals up to 250 MHz. |
| SNR @ 70 MHz | 71.7 dBFS - Delivers >11.5 ENOB for accurate amplitude fidelity in LTE/W-CDMA receiver chains. |
| SFDR @ 70 MHz | 92 dBc - Suppresses spurious content sufficiently for adjacent-channel rejection in multimode base stations. |
| Power Consumption | 567 mW at 155 MSPS - Optimized for thermal-constrained small-cell and portable SDR platforms. |
| Analog Input Bandwidth | 250 MHz usable full-scale BW - Allows direct sampling of UMTS, LTE, and WiMAX IF/RF bands without external filtering overhead. |
| JESD204A Data Rate | Up to 3.2 Gbps (shared link) - Reduces FPGA I/O count and PCB routing density versus parallel LVDS interfaces. |
Pinout & Package
The AD9644BCPZ-155 is housed in a 48-lead, 7 mm × 7 mm LFCSP package with an exposed thermal pad that must be soldered to AGND for proper operation and thermal management.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN+A / VIN−A | Differential analog input (Channel A) | Accepts 1.4–2.1 Vp-p differential signal; supports DC-coupled or AC-coupled IF/RF inputs up to 250 MHz. |
| VIN+B / VIN−B | Differential analog input (Channel B) | Independent second channel with identical performance and biasing as Channel A. |
| CLK+ / CLK− | Differential sampling clock input | Accepts CMOS/LVDS/LVPECL; internal DCS compensates for duty cycle variation to maintain aperture jitter <0.125 ps rms. |
| DOUT+A / DOUT−A DOUT+B / DOUT−B | CML serial data outputs | Drive JESD204A-compliant 100 Ω differential traces; support NRZ encoding at up to 1.6 Gbps per lane. |
| DSYNC+A / DSYNC−A DSYNC+B / DSYNC−B | Per-channel JESD204A sync inputs | Enable deterministic latency alignment across multiple converters or FPGA capture blocks. |
| SCLK / SDIO / CSB | SPI interface pins | Configure ADC settings (data format, power mode, reference, test patterns) and read status registers. |
| PDWN | Power-down control | Hardware-triggered entry into low-power state (27 mW); SPI-configurable as standby or deep power-down. |
Key Features
| Feature | Design Value |
|---|---|
| On-chip PLL clock multiplier | Eliminates need for external high-frequency clock source; generates JESD204A data-rate clock directly from lower-frequency sampling clock. |
| JESD204A serial interface | Reduces interconnect count by >50% vs. parallel LVDS; supports deterministic latency and multi-device synchronization via DSYNC. |
| Programmable analog input range | 1.4–2.1 Vp-p differential span allows optimization for varying signal chain gain distribution without external attenuation or amplification. |
| Built-in self-test (BIST) | Verifies ADC functionality and digital path integrity during startup or runtime without external stimulus generators. |
| Integer 1-to-8 clock divider | Enables use of common system clocks (e.g., 155 MHz, 310 MHz, 620 MHz) while maintaining precise sampling rate control and jitter performance. |
Applications
| Communications Infrastructure | Medical Ultrasound Imaging |
|---|---|
Use Scenario: Multimode base station transceivers supporting LTE, W-CDMA, and TD-SCDMA in compact remote radio units. IC Role / Device Role / Timing Role: Dual-channel IF digitizer capturing 2× 20 MHz LTE carriers simultaneously with synchronized sampling and deterministic latency. Use Value: 71.7 dBFS SNR and 92 dBc SFDR ensure EVM compliance across modulation schemes; JESD204A reduces FPGA pin count and board layer count. | Use Scenario: Beamforming receive paths in portable ultrasound systems requiring high-resolution echo digitization. IC Role / Device Role / Timing Role: Dual-channel digitizer for phased-array transducer elements, operating at 155 MSPS to resolve 10–15 MHz acoustic frequencies with oversampling. Use Value: 250 MHz analog input bandwidth enables direct sampling of harmonics; low 567 mW power enables battery-operated handheld designs. |
| Software-Defined Radio (SDR) | Defense Radar Receivers |
Use Scenario: Wideband cognitive radio front ends needing reconfigurable sampling rates and real-time spectrum analysis. IC Role / Device Role / Timing Role: Dual ADC core providing simultaneous I/Q sampling with programmable input range and SPI-controlled data formatting (offset binary, twos complement). Use Value: Integer clock divider and on-chip PLL allow seamless switching between 80 MSPS and 155 MSPS modes; BIST validates ADC health before mission-critical operation. | Use Scenario: Digital beamforming radar receivers digitizing pulsed IF signals in EW and surveillance systems. IC Role / Device Role / Timing Role: High-SFDR digitizer capturing fast-rising pulse envelopes with minimal harmonic distortion and intermodulation. Use Value: −80 dBc worst harmonic and 80 dBc SFDR at 220 MHz enable detection of weak targets amid strong clutter; industrial temperature range (−40°C to +85°C) ensures field reliability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel, high-speed ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9643BCPZ-155 | 12-bit resolution, same 155 MSPS rate, identical JESD204A interface and LFCSP package. | Lowers SNR by ~4 dB and SFDR by ~5 dB; suitable where 12-bit ENOB suffices for cost-sensitive SDR or instrumentation. | Select AD9643BCPZ-155 when system dynamic range requirements are ≤70 dBFS and bill-of-materials cost is prioritized over precision. |
| ADS52J90IRGCT | Texas Instruments 16-bit, 100 MSPS dual ADC with JESD204B output; higher resolution but lower speed and different voltage rails (3.3 V AVDD). | Superior DC accuracy and SNR for baseband digitization; incompatible clocking and power architecture prevents drop-in replacement. | Choose ADS52J90IRGCT only for applications demanding >13 ENOB at <100 MSPS and where redesign of power delivery and clock tree is acceptable. |
Compared with AD9643BCPZ-155, the AD9644BCPZ-155 provides 2 additional bits of resolution and 4 dB higher SNR-critical for LTE-Advanced carrier aggregation. Versus ADS52J90IRGCT, it trades resolution for speed and JESD204A compatibility, making it preferable for 155 MSPS IF sampling in space-constrained wireless infrastructure.
Availability
AD9644BCPZ-155 is available at Aetrix Electronics and suitable for communications infrastructure, medical ultrasound imaging, software-defined radio, defense radar receivers, and broadband test equipment requiring stable component supply and long-term production continuity.
Supply support for AD9644BCPZ-155 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD9644 belongs to Analog Devices' high-speed data converter product line, engineered for demanding wireless infrastructure, instrumentation, and defense applications requiring high resolution, wide bandwidth, and deterministic digital interfaces.
FAQ
What is the maximum analog input frequency supported by the AD9644BCPZ-155?
The AD9644BCPZ-155 supports a usable full-scale analog input bandwidth of 250 MHz, as specified in the datasheet. This enables direct undersampling of RF signals in the UMTS, LTE, and WiMAX bands without requiring external bandpass filtering. Performance metrics such as SNR and SFDR remain valid across this range when operating within rated conditions (e.g., 1.75 Vp-p input, 155 MSPS, 25°C).
Does the AD9644BCPZ-155 require an external clock multiplier to achieve JESD204A compliance?
No, the AD9644BCPZ-155 integrates an on-chip PLL that multiplies the input sampling clock to generate the required JESD204A data-rate clock. For example, at 155 MSPS, the internal PLL produces a 3.1 GHz clock for a 3.2 Gbps shared-link configuration. This eliminates the need for external clock synthesizers and simplifies system-level timing design.
What power supply voltages does the AD9644BCPZ-155 require?
The AD9644BCPZ-155 operates from two 1.8 V supplies: AVDD for analog circuitry and DRVDD for digital output drivers. Both supplies must be regulated between 1.7 V and 1.9 V. The exposed thermal pad must be connected to AGND, and separate analog/digital ground planes should be used with low-inductance connections to minimize noise coupling into the ADC cores.
Can the AD9644BCPZ-155 operate in standalone mode without SPI configuration?
Yes, the AD9644BCPZ-155 powers up in a default operational mode with factory-programmed settings: offset binary data format, internal reference enabled, DCS active, and JESD204A link configured for two independent lanes. SPI is required only to modify behavior-such as changing data format, disabling DCS, adjusting input range, or enabling BIST-making it functional immediately after power-up.
What is the pipeline latency of the AD9644BCPZ-155 at 155 MSPS?
The AD9644BCPZ-155 exhibits a fixed pipeline latency of 24 clock cycles at 155 MSPS, as confirmed in Table 4 of the Rev. D datasheet. This deterministic latency enables precise time-of-flight calculations in radar and ultrasound systems and simplifies FPGA-based capture buffer alignment across multiple synchronized ADCs.
AD9644BCPZ-155 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 48-VFQFN Exposed Pad, CSP
- Packaging:
- Bulk
- Product Status:
- Active
- Number of Bits:
- 14
- Sampling Rate (Per Second):
- 155M
- Number of Inputs:
- 2
- Input Type:
- Differential
- Data Interface:
- JESD204A
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 2
- Architecture:
- Pipelined
- Reference Type:
- Internal
- Voltage - Supply, Analog:
- 1.7V ~ 1.9V
- Voltage - Supply, Digital:
- 1.7V ~ 1.9V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 48-LFCSP-VQ (7x7)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD9644BCPZ-155 FAQ
1.How can I place an order for AD9644BCPZ-155 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD9644BCPZ-155 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD9644BCPZ-155 reliable?
The price and inventory of AD9644BCPZ-155 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD9644BCPZ-155 is usually 5 days.
3.What payment methods are accepted for AD9644BCPZ-155?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD9644BCPZ-155 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD9644BCPZ-155?
AD9644BCPZ-155 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD9644BCPZ-155 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD9644BCPZ-155?
For technical support, including AD9644BCPZ-155 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD9644BCPZ-155 requirements.
6.How does Aetrix verify that AD9644BCPZ-155 is sourced from the original manufacturer or authorized distributors?
All AD9644BCPZ-155 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD9644BCPZ-155 meets industry standards.
7.What is the process for return or replacement of AD9644BCPZ-155?
All AD9644BCPZ-155 units undergo pre-shipment inspection (PSI). If there is an issue with AD9644BCPZ-155, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD9644BCPZ-155 part is unused and in its original packaging.
Return procedure for AD9644BCPZ-155:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD9644BCPZ-155 Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
