Analog Devices Inc. AD96685BRZ
- Part No.:
- AD96685BRZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Comparators
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AD96685BRZ.pdf
- Description:
- IC COMPARATOR 1 W/LATCH 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:244
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD96685BRZ from Analog Devices is a single ultrafast ECL-compatible voltage comparator with 2.5 ns propagation delay, 50 ps delay dispersion, and dual complementary open-emitter outputs. It operates from +5 V and –5.2 V supplies, supports input common-mode range from –2.5 V to +5 V, and is used in high-speed sampling circuits and threshold detection where precise timing alignment is critical.
For engineers reviewing the AD96685BRZ datasheet, AD96685BRZ pinout, AD96685BRZ application, or AD96685BRZ equivalent, key selection criteria include propagation delay consistency under varying overdrive, latch-enable timing margins (2.0 ns min pulse width), ECL-level output drive capability into 50 Ω to –2.0 V, and industrial temperature operation (–25°C to +85°C).
Technical Context
The AD96685BRZ implements a fast differential input stage with 200 kΩ input resistance and 2 pF input capacitance, enabling stable propagation delay across –2.5 V to +5 V common-mode range. Its level-sensitive latch enable input supports track-hold or sample-hold operation with 0.5 ns minimum setup/hold time relative to input transitions.
Outputs are open-emitter ECL-compatible signals requiring external 50–200 Ω pull-down resistors to –2.0 V. Propagation delay dispersion of 50 ps (measured from 100 mV to 1 V overdrive) ensures minimal timing skew in multi-channel or clock-aligned systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Propagation Delay | 2.5 ns typical - enables sub-400 MHz sampling decision timing. |
| Delay Dispersion | 50 ps - minimizes timing uncertainty across 100 mV–1 V input overdrive range. |
| Input Common-Mode Range | –2.5 V to +5 V - supports direct interfacing with ECL, PECL, and mixed-signal front-ends. |
| Supply Voltages | +5.0 V / –5.2 V - requires dual-rail ECL-compatible power system. |
| Output Configuration | Complementary open-emitter - drives 50 Ω transmission lines terminated to –2.0 V without level-shifting. |
| Latch Enable Pulse Width | 2.0 ns minimum - supports high-speed sample-hold control at >400 MHz rates. |
| Power Dissipation | 118 mW - low for ultrafast performance, easing thermal design in dense layouts. |
Pinout & Package
AD96685BRZ is housed in a 16-pin SOIC package (R-16A outline), with exposed pad not present and standard JEDEC MS-012AC dimensions (10.00 × 6.20 mm body, 1.75 mm max height). Pin 1 is marked by notch or bevel.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| +VS | Positive supply terminal | Nominally +5.0 V; must be decoupled with 0.1 µF ceramic + 0.001 µF mica to ground. |
| –VS | Negative supply terminal | Nominally –5.2 V; more sensitive to noise-requires enhanced decoupling. |
| NONINVERTING INPUT | Differential analog input (+) | Accepts signal referenced to –2.5 V to +5 V common-mode; paired with INVERTING INPUT. |
| INVERTING INPUT | Differential analog input (–) | Must be driven concurrently with NONINVERTING INPUT; defines comparison threshold. |
| LATCH ENABLE | Level-sensitive control input | Active LOW: HIGH = compare mode (output tracks input), LOW = latch mode (holds last state). |
| Q | True digital output | Open-emitter ECL output; logic HIGH when NONINVERTING INPUT > INVERTING INPUT (in compare mode). |
| Q̅ | Complementary digital output | Open-emitter ECL output; logic LOW when NONINVERTING INPUT > INVERTING INPUT (in compare mode). |
| GROUND 1 | Digital ground reference | Primary return for output drivers; connect near device to minimize ground bounce. |
| GROUND 2 | Analog ground reference | Primary return for input stage; tie to GROUND 1 at single point near device. |
Key Features
| Feature | Design Value |
|---|---|
| 2.5 ns propagation delay | Enables real-time decision making in <400 MHz sampling systems without pipeline latency. |
| 50 ps delay dispersion | Reduces timing jitter in multi-threshold or parallel-comparator architectures. |
| ECL-compatible open-emitter outputs | Directly drives 50 Ω transmission lines terminated to –2.0 V-no external level shifters required. |
| Latch-enable with 0.5 ns setup/hold | Supports synchronous sampling at >400 MHz with minimal control timing overhead. |
| –2.5 V to +5 V input common-mode range | Interfaces directly with ECL, LVPECL, and bipolar front-end stages without attenuation or biasing. |
Applications
| High-Speed Sampling Circuit | Threshold Detector |
|---|---|
Use Scenario: Capturing fast transient events in oscilloscopes or digitizers using precise edge-triggered sampling. IC Role / Device Role / Timing Role: AD96685BRZ acts as the front-end sampling decision element, comparing input against a reference to generate strobe pulses synchronized to signal edges. Use Value: 2.5 ns propagation delay and 50 ps dispersion ensure consistent sampling point placement across amplitude-varying inputs, reducing time-interval error. | Use Scenario: Detecting signal presence or level crossing in high-speed serial data recovery or laser pulse monitoring. IC Role / Device Role / Timing Role: AD96685BRZ functions as a fast threshold comparator, converting analog input into clean ECL-level digital flags for downstream logic. Use Value: Input common-mode range down to –2.5 V allows direct interface with negative-going signals (e.g., photodiode transimpedance outputs), eliminating level-shifting circuitry. |
| Window Comparator | Peak Detector Trigger |
Use Scenario: Validating that an RF envelope or sensor output remains within defined upper/lower bounds in real time. IC Role / Device Role / Timing Role: AD96685BRZ (paired with second comparator) forms one half of a window detector, asserting fault when input exceeds either bound. Use Value: Matched propagation delay between channels ensures symmetrical window timing-critical for avoiding false triggers during rapid signal excursions. | Use Scenario: Initiating hold-and-sample action upon detection of peak amplitude in pulsed radar or ultrasound receivers. IC Role / Device Role / Timing Role: AD96685BRZ serves as the peak-detection comparator, latching its output via LATCH ENABLE when input crosses a reference on the rising edge. Use Value: 2.0 ns minimum latch enable pulse width supports accurate peak capture at >400 MHz input rates, preserving transient fidelity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultrafast comparator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX9601ASA+ | Single 2.8 ns comparator with CMOS output; operates from +3.3 V only; no latch enable. | Designed for low-voltage digital systems; lacks ECL compatibility and latching function. | Select when interfacing with 3.3 V logic and latch-free threshold detection suffices. |
| TLV3501CD | Single 4.5 ns comparator with rail-to-rail input; push-pull CMOS output; +2.7 V to +5.5 V supply. | Optimized for low-power, single-supply embedded systems-not suitable for ECL-terminated lines or –2.5 V inputs. | Select for cost-sensitive, low-power applications where speed >2.5 ns is acceptable and negative input range is unnecessary. |
Compared with MAX9601ASA+ and TLV3501CD, the AD96685BRZ uniquely delivers ECL-compatible open-emitter outputs, –2.5 V input capability, and integrated latch control-making it irreplaceable in high-speed test equipment and instrumentation requiring precise timing alignment and legacy ECL interface support.
Availability
AD96685BRZ is available at Aetrix Electronics and suitable for high-speed sampling circuits, threshold detectors, window comparators, and peak detector triggers requiring stable component supply across industrial temperature ranges.
Supply support for AD96685BRZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, founded in 1965 and headquartered in Wilmington, MA.
The AD96685BRZ belongs to Analog Devices' Ultrafast Comparators product line, engineered specifically for precision timing-critical applications including automated test equipment, high-speed data acquisition, and real-time signal conditioning.
FAQ
What is the maximum input overdrive range supported by the AD96685BRZ while maintaining specified propagation delay dispersion?
The AD96685BRZ maintains 50 ps propagation delay dispersion across a 100 mV to 1 V input overdrive range, as confirmed in the "SWITCHING PERFORMANCES" table of the REV. D datasheet. This specification ensures consistent timing behavior for signals exceeding the switching threshold by up to 1 V, critical for robust operation in noisy or amplitude-variable environments. The AD96685BRZ achieves this via proprietary differential input architecture optimized for overdrive insensitivity.
Can the AD96685BRZ operate with a single positive supply, or does it require dual-rail voltage sources?
The AD96685BRZ requires dual-rail supplies: +5.0 V and –5.2 V, as explicitly stated in the "Power Supplies" feature list and electrical specifications. Its ECL-compatible open-emitter outputs and input stage architecture depend on the negative rail for proper biasing and level translation. Attempting single-supply operation will result in non-functional outputs and undefined input behavior. The AD96685BRZ is not designed for single-supply use.
How should unused pins be handled on the AD96685BRZ, particularly NC and ground pins?
The AD96685BRZ has three NC (No Connect) pins (pins 4, 7, and 12 per SOIC pinout), which must remain unconnected-no routing or grounding. GROUND 1 (pin 15) and GROUND 2 (pin 8) are separate analog and digital grounds and must both be connected to a low-impedance ground plane at a single point near the device. Leaving either ground floating violates the functional description and risks increased noise, latch-up, or timing instability in the AD96685BRZ.
Is the AD96685BRZ pin-compatible with the AD96687 dual comparator family members?
No, the AD96685BRZ is not pin-compatible with any AD96687 variant. The AD96685BRZ uses a 16-pin SOIC with dedicated single-comparator pinout (including one LATCH ENABLE, two outputs, and dual grounds), whereas AD96687BQ/BR/BP use 16-pin DIP/SOIC or 20-pin PLCC packages with duplicated input/output sets and dual latch enable inputs. Pin counts, functions, and physical layouts differ fundamentally-PCB redesign is required to substitute between AD96685BRZ and AD96687 devices.
What termination network is required for proper operation of the AD96685BRZ's open-emitter outputs?
The AD96685BRZ's Q and Q̅ outputs require external 50–200 Ω pull-down resistors connected to –2.0 V, as specified in the "FEATURES" section and "DIGITAL OUTPUTS" table. This termination establishes valid ECL logic levels (–1.1 V for HIGH, –1.5 V for LOW) and matches 50 Ω transmission lines to prevent reflections. Using +V or ground termination, or omitting pull-downs entirely, will cause incorrect logic states and degraded edge rates in the AD96685BRZ.
AD96685BRZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Active
- Type:
- with Latch
- Number of Elements:
- 1
- Output Type:
- Complementary, Differential, ECL, Open-Emitter
- Voltage - Supply, Single/Dual (±):
- -
- :
- 2mV @ -5.2V, 5V
- Voltage - Input Offset (Max):
- 10µA @ -5.2V,5V
- Current - Input Bias (Max):
- 30mA
- Current - Output (Typ):
- 18mA,36mA
- Current - Quiescent (Max):
- 90dB CMRR, 70dB PSRR
- CMRR, PSRR (Typ):
- 3.5ns
- Propagation Delay (Max):
- -
- Hysteresis:
- -25°C ~ 85°C
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- Surface Mount
- :
- 16-SOIC
AD96685BRZ FAQ
1.How can I place an order for AD96685BRZ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD96685BRZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD96685BRZ reliable?
The price and inventory of AD96685BRZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD96685BRZ is usually 5 days.
3.What payment methods are accepted for AD96685BRZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD96685BRZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD96685BRZ?
AD96685BRZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD96685BRZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD96685BRZ?
For technical support, including AD96685BRZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD96685BRZ requirements.
6.How does Aetrix verify that AD96685BRZ is sourced from the original manufacturer or authorized distributors?
All AD96685BRZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD96685BRZ meets industry standards.
7.What is the process for return or replacement of AD96685BRZ?
All AD96685BRZ units undergo pre-shipment inspection (PSI). If there is an issue with AD96685BRZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD96685BRZ part is unused and in its original packaging.
Return procedure for AD96685BRZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD96685BRZ Tags

-
LM2903DR
Texas Instruments
-
LM339DR
Texas Instruments

-
LM339PWR
Texas Instruments

-
LM393DT
STMicroelectronics

-
LM2901PWR
Texas Instruments

-
LM2903DT
STMicroelectronics

-
LM393DR
Texas Instruments
-
LM239DR
Texas Instruments

-
LM339APWR
Texas Instruments

-
LM2903P
Texas Instruments

-
LM393ADR
Texas Instruments

-
NCX2200GMAZ
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

