Analog Devices Inc. AD9680-1250EBZ
- Part No.:
- AD9680-1250EBZ
- Manufacturer:
- Analog Devices Inc.
- Package:
- Datasheet:
-
AD9680-1250EBZ.pdf
- Description:
- EVAL BOARD FOR AD9680-1250
- Quantity:
- Payment:

- Shipping:

Inventory:3,223
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD9680-1250EBZ from Analog Devices is an evaluation board designed specifically for the AD9680-1250 dual 14-bit, 1.25 GSPS analog-to-digital converter (ADC), supporting full-bandwidth operation with 2 GHz input bandwidth, JESD204B subclass 1 deterministic latency, and on-board balun-coupled RF inputs. It enables high-fidelity digitization of wideband signals in radar, electronic warfare, and communications test equipment.
For engineers reviewing the AD9680-1250EBZ datasheet, AD9680-1250EBZ pinout, AD9680-1250EBZ application, or AD9680-1250EBZ equivalent, this page delivers verified technical context, key specifications, availability details, manufacturer background, and targeted FAQs - all grounded in official Analog Devices documentation and evaluation kit resources.
Technical Context
The AD9680-1250EBZ implements a complete signal chain for the AD9680-1250 ADC, including wideband balun-driven differential analog inputs (P200/P202), low-jitter 1.25 GHz sample clock interface (J801), 625 MHz reference clock input (J804), and JESD204B v1.1 serial output routed to an FMC-compatible connector for FPGA capture. It supports both full-bandwidth mode (2 × 1.25 GSPS) and DDC-enabled modes (e.g., two NCOs with decimation-by-4).
Board-level features include SPI-controlled configuration via ACE or SPIController software, VisualAnalog® real-time FFT analysis, deterministic latency validation using subclass 1 JESD204B, and power delivery via 12 V/1 A and 3.3 V/3 A supplies from the ADS7-V2EBZ FPGA data capture board - eliminating need for external DC supplies.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Target Device | AD9680-1250 dual 14-bit, 1.25 GSPS ADC - enables simultaneous sampling of two high-frequency RF channels. |
| Input Bandwidth | 2 GHz full-bandwidth mode - supports direct RF sampling up to L-band without external downconversion. |
| Sample Clock Input | 1.25 GHz differential sine wave at J801 (14 dBm, low phase noise) - sets maximum sampling rate and timing resolution. |
| JESD204B Interface | Lane rate up to 12.5 Gbps (4 lanes, subclass 1) - ensures deterministic latency and synchronization across multi-board systems. |
| Reference Clock Input | 625 MHz at J804 - provides stable timing reference for FPGA transceivers and ADC PLL lock. |
| Power Source | No external supply required - draws 12 V/1 A and 3.3 V/3 A from ADS7-V2EBZ FMC interface. |
Availability
AD9680-1250EBZ is available at Aetrix Electronics and suitable for radar signal acquisition, electronic warfare receiver testing, and high-speed communications system validation requiring stable component supply, traceable sourcing, and long-term evaluation platform continuity.
Supply support for AD9680-1250EBZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving precision instrumentation, communications, aerospace, and defense markets since 1965.
The AD9680-1250EBZ belongs to Analog Devices' high-speed data converter evaluation platform family, engineered to accelerate prototyping and characterization of RF-sampling ADCs in demanding wideband applications.
FAQ
What is the primary function of the AD9680-1250EBZ?
The AD9680-1250EBZ is an evaluation board for the AD9680-1250 dual 14-bit, 1.25 GSPS analog-to-digital converter. Its purpose is to provide a fully configured, balun-coupled signal path - including clocking, power, JESD204B interface, and SPI control - enabling engineers to validate the ADC's performance in full-bandwidth and DDC-based RF sampling applications without custom hardware design.
Which FPGA data capture board is required to operate the AD9680-1250EBZ?
The AD9680-1250EBZ must be used with the ADS7-V2EBZ FPGA-based data capture board. This board provides the necessary JESD204B receiver logic, power delivery (12 V/1 A and 3.3 V/3 A via FMC), and USB 2.0 host interface. The obsolete ADS7-V1EBZ is explicitly not recommended for new evaluations involving the AD9680-1250EBZ.
Does the AD9680-1250EBZ support deterministic latency, and how is it validated?
Yes, the AD9680-1250EBZ supports deterministic latency through JESD204B subclass 1 operation. Validation is performed using provided SPIController scripts and the "Validating Subclass 1 Operation of the AD9680" guide, which demonstrates measurable latency consistency across power cycles and re-initializations - critical for phased-array radar and synchronized multi-channel systems using the AD9680-1250EBZ.
What software tools are officially supported for configuring and analyzing data from the AD9680-1250EBZ?
Analog Devices officially supports ACE (Analysis | Control | Evaluation), VisualAnalog®, and SPIController for the AD9680-1250EBZ. ACE provides GUI-based register configuration and FFT analysis; VisualAnalog enables real-time spectral visualization and signal processing; SPIController allows low-level register access and scripting for repeatable test sequences - all validated against the AD9680-1250EBZ hardware revision 9680CE04B.
Can the AD9680-1250EBZ be used to evaluate the AD9690 ADC?
Yes - per Analog Devices' official wiki, users evaluating the single-channel AD9690 should utilize Channel A on the AD9680-1250EBZ (or AD9680-1000EBZ). The AD9680-1250EBZ's hardware and software infrastructure fully supports isolated evaluation of Channel A, including independent clocking, SPI control, and JESD204B lane mapping - making it a functional proxy for AD9690 characterization when used per documented guidelines.
AD9680-1250EBZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Packaging:
- Box
- Product Status:
- Active
- Number of A/D Converters:
- 2
- Number of Bits:
- 14
- Sampling Rate (Per Second):
- 1.25G
- Data Interface:
- JESD204B, Serial
- Input Range:
- 1.58Vpp
- Power (Typ) @ Conditions:
- 3.7W @ 1.25GSPS
- Utilized IC / Part:
- AD9680
- Contents:
- Board(s)
AD9680-1250EBZ FAQ
1.How can I place an order for AD9680-1250EBZ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD9680-1250EBZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD9680-1250EBZ reliable?
The price and inventory of AD9680-1250EBZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD9680-1250EBZ is usually 5 days.
3.What payment methods are accepted for AD9680-1250EBZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD9680-1250EBZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD9680-1250EBZ?
AD9680-1250EBZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD9680-1250EBZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD9680-1250EBZ?
For technical support, including AD9680-1250EBZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD9680-1250EBZ requirements.
6.How does Aetrix verify that AD9680-1250EBZ is sourced from the original manufacturer or authorized distributors?
All AD9680-1250EBZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD9680-1250EBZ meets industry standards.
7.What is the process for return or replacement of AD9680-1250EBZ?
All AD9680-1250EBZ units undergo pre-shipment inspection (PSI). If there is an issue with AD9680-1250EBZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD9680-1250EBZ part is unused and in its original packaging.
Return procedure for AD9680-1250EBZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD9680-1250EBZ Tags

-
1083
Adafruit Industries LLC

-
1085
Adafruit Industries LLC

-
ADS7038Q1EVM-PDK
Texas Instruments

-
ADS8688EVM-PDK
Texas Instruments

-
EVAL-AD7606C18FMCZ
Analog Devices Inc.

-
ADS1232REF
Texas Instruments

-
EVAL-AD4134FMCZ
Analog Devices Inc.

-
EVAL-AD7768FMCZ
Analog Devices Inc.

-
ADC128S102EVM
Texas Instruments

-
ADS124S08EVM
Texas Instruments

-
ADC6140EVM-PDK
Texas Instruments

-
ADS7066EVM-PDK
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

