Analog Devices Inc. AD9843AJSTZ
- Part No.:
- AD9843AJSTZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Sensor and Detector Interfaces
- Package:
- 48-LQFP
- Datasheet:
-
AD9843AJSTZ.pdf
- Description:
- IC CCD SIGNAL PROC 10BIT 48-LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,837
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD9843AJSTZ from Analog Devices is a complete 10-bit, 20 MSPS CCD signal processor IC for analog front-end conditioning of interlaced and progressive-scan area CCD outputs. It integrates correlated double sampling (CDS) with programmable gain (–2 dB to +10 dB), a 2 dB–36 dB VGA, black-level clamping, and a 10-bit ADC - all operating from a single 3 V supply in a 48-lead LQFP package. It is deployed in digital still cameras and camcorders to digitize and normalize raw pixel data before ASIC-based image processing.
For engineers reviewing the AD9843AJSTZ datasheet, AD9843AJSTZ pinout, AD9843AJSTZ application, or AD9843AJSTZ equivalent, this page delivers verified functional identity, confirmed timing behavior (20 MHz DATACLK/SHP/SHD), validated power consumption (78 mW typical), and real-world use context across CCD-mode, AUX1-mode, and AUX2-mode configurations.
Technical Context
The AD9843AJSTZ implements a single-channel analog signal chain optimized for CCD output conditioning: input clamp → CDS → VGA → black-level clamp → 10-bit ADC. Its CDS stage uses two precisely timed rising-edge clocks (SHP and SHD) with 3 ns internal delay and supports dynamic gain adjustment via a 6-bit register (64 steps, –2 dB to +10 dB).
The VGA provides 10-bit resolution (1024 steps) over 2 dB–36 dB range using dual-region gain equations; its output drives the ADC's 2.0 V full-scale input. Three operational modes - CCD, AUX1 (ac-coupled video), and AUX2 (video clamp with 0–18 dB gain) - are selected via serial register control and share the same 3-wire interface (SCK/SL/SDATA) with 10 MHz max clock rate.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ADC Resolution & Speed | 10-bit, 20 MSPS - delivers one pixel per clock cycle with straight-binary output coding and guaranteed no missing codes. |
| CDS Gain Range & Resolution | –2 dB to +10 dB in 64 steps - enables dynamic exposure compensation without external hardware changes. |
| VGA Gain Range & Control | 2 dB to 36 dB in 1024 steps - supports wide dynamic range imaging; gain accuracy ±0.5 dB over full range. |
| Power Consumption | 78 mW at 3.0 V - includes analog, digital, and driver supplies; drops to 5 mW in standby mode. |
| Input Signal Handling | Max 1.6 Vp-p input before saturation (CCD mode, 4 dB CDS); supports optical black clamping with 256-step resolution. |
| Digital Interface | 3-wire serial (SCK/SL/SDATA), 10 MHz max SCK - programs all registers including gain, clamp level, and power-down states. |
| Operating Temperature | –20°C to +85°C - qualified for consumer imaging environments including digital still cameras and camcorders. |
Pinout & Package
AD9843AJSTZ is housed in a 48-lead LQFP (ST-48) package with exposed thermal pad. Pin functions are fully defined per Analog Devices Rev. 0 datasheet, including dedicated analog/digital grounds (AVSS/DVSS/DRVSS), dual analog supplies (AVDD1/AVDD2), and three independent analog inputs (CCDIN, AUX1IN, AUX2IN).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| D0–D9 (Pins 3–12) | Digital Data Outputs | 10-bit parallel straight-binary output; latched on DATACLK rising edge with 9-cycle pipeline latency. |
| SHP / SHD (Pins 21/22) | CDS Sampling Clocks | Rising-edge triggered; SHP samples reference level, SHD samples data level; internal 3 ns aperture delay. |
| CLPOB / CLPDM (Pins 20/23) | Clamp Timing Inputs | CLPOB enables optical black clamp per line; CLPDM performs input-level black pixel clamping during dummy pixels. |
| SCK / SL / SDATA (Pins 48/46/47) | Serial Interface | 3-wire configuration interface; SL rising edge updates loaded registers; supports readback and multi-register writes. |
| CCDIN / AUX1IN / AUX2IN (Pins 30/36/34) | Analog Inputs | Three distinct signal paths: CCDIN for CDS-mode; AUX1IN for ac-coupled video; AUX2IN for clamped NTSC/PAL signals. |
Key Features
| Feature | Design Value |
|---|---|
| Programmable CDS gain | –2 dB to +10 dB in 64 discrete steps - enables real-time exposure tuning while preserving SNR in low-light CCD operation. |
| Integrated optical black clamp | 256-step resolution, programmable clamp level (0–63.75 LSB) - corrects residual offsets and tracks slow black-level drift per horizontal line. |
| Multi-mode analog input support | CCD, AUX1 (dc-biased ac-coupled), and AUX2 (video clamp) modes - eliminates need for external signal conditioning circuitry in hybrid imaging systems. |
| Low-noise 10-bit ADC | 0.2 LSBrms total output noise at 6 dB gain - achieves >60 dB SNR for high-fidelity digitization of CCD pixel outputs. |
| Single-supply 3 V operation | 78 mW typical power at 3.0 V - simplifies power architecture and reduces thermal load in compact camera modules. |
Applications
| Digital Still Camera | Digital Video Camcorder |
|---|---|
Use Scenario: Capturing high-resolution still images from progressive-scan CCD sensors under variable lighting conditions. IC Role / Device Role / Timing Role: Performs correlated double sampling, gain scaling, black-level correction, and 10-bit digitization synchronized to CCD timing (SHP/SHD/DATACLK). Use Value: Enables automatic exposure control via CDS gain register updates and maintains consistent black level across frames using optical black clamp. |
Use Scenario: Real-time digitization of interlaced CCD video output for recording and playback. IC Role / Device Role / Timing Role: Acts as primary AFE - conditions analog video lines using CLPOB-driven optical black clamp and outputs 20 MSPS parallel data aligned to DATACLK. Use Value: Delivers stable 10-bit video stream with <0.4% peak nonlinearity and 40 dB PSR, minimizing artifacts during motion capture. |
| PC Camera | Industrial Machine Vision Sensor |
Use Scenario: Low-cost USB-connected imaging module for video conferencing and document scanning. IC Role / Device Role / Timing Role: Processes CCD output in AUX1 mode (ac-coupled) with 0–36 dB VGA gain, eliminating external biasing components. Use Value: Reduces BOM count by integrating dc restoration, gain control, and ADC - supports plug-and-play integration with host microcontrollers. |
Use Scenario: High-accuracy inspection system requiring precise pixel-level offset and gain calibration. IC Role / Device Role / Timing Role: Provides calibrated 10-bit digitization with programmable CDS/VGA/clamp registers accessible via serial interface for per-frame correction. Use Value: Enables factory calibration storage in external memory and runtime adjustment of black level and gain to compensate for sensor aging or temperature drift. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar CCD signal processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9844ASTZ | Includes integrated 12-bit ADC and dual-channel architecture; higher power (110 mW); same 48-LQFP package. | Designed for dual-CCD or stereo imaging systems requiring simultaneous channel processing. | Select AD9844ASTZ only when 12-bit resolution and dual-channel capability are required; not drop-in compatible due to different register map and timing constraints. |
| TDA8785HN/C1 | 10-bit, 25 MSPS; fixed 6 dB CDS gain; no programmable VGA; requires external reference and bias circuits. | Targeted at cost-sensitive broadcast video applications with fixed-gain analog signal chains. | Choose TDA8785HN/C1 for legacy designs where firmware compatibility and minimal register programming are priorities - lacks AD9843AJSTZ's flexibility in gain and clamp control. |
Compared with AD9844ASTZ and TDA8785HN/C1, AD9843AJSTZ uniquely balances programmability (CDS/VGA/clamp registers), single-supply operation, and 20 MSPS throughput in a compact LQFP - making it optimal for mid-tier digital imaging where configurability and power efficiency are critical.
Availability
AD9843AJSTZ is available at Aetrix Electronics and suitable for digital still cameras, digital video camcorders, and PC cameras requiring stable component supply, long-term lifecycle support, and traceable sourcing for volume production.
Supply support for AD9843AJSTZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and consumer markets since 1965.
The AD9843AJSTZ belongs to Analog Devices' CCD signal processor product line, designed specifically to replace discrete AFE solutions in portable imaging systems by integrating CDS, VGA, clamping, and ADC functions into a single 3 V, low-power IC.
FAQ
What is the maximum clock rate supported by the AD9843AJSTZ?
The AD9843AJSTZ supports a maximum DATACLK, SHP, and SHD clock rate of 20 MHz, enabling full-speed 20 MSPS sampling of CCD pixel data. This timing is validated across all operating modes (CCD, AUX1, AUX2) and ensures accurate CDS sampling, VGA settling, and ADC conversion within specified setup/hold windows.
Does the AD9843AJSTZ support multiple analog input configurations?
Yes, the AD9843AJSTZ supports three distinct analog input modes: CCD mode (via CCDIN with CDS), AUX1 mode (via AUX1IN with dc-biased ac-coupling), and AUX2 mode (via AUX2IN with integrated video clamp). Each mode uses dedicated timing and gain control registers, allowing flexible reuse of the same IC across different sensor types and signal formats.
How does the optical black clamp function in the AD9843AJSTZ?
The AD9843AJSTZ implements an optical black clamp loop that operates during the CCD's shielded black pixel interval. It compares the ADC output against a user-programmed clamp level (0–63.75 LSB) and applies correction via an internal 8-bit DAC. The loop updates per horizontal line and is enabled/disabled via Bit D5 in the Operation Register.
What power supply requirements does the AD9843AJSTZ have?
The AD9843AJSTZ operates from a single 3.0 V supply (range: 2.7 V to 3.6 V) for AVDD, DVDD, and DRVDD. It separates analog (AVSS), digital (DVSS), and driver (DRVSS) ground domains. Typical power dissipation is 78 mW in normal operation, dropping to 5 mW in standby and 1 mW in total shutdown mode.
Can the AD9843AJSTZ be used with non-CCD sensors such as CMOS image sensors?
The AD9843AJSTZ is optimized for CCD output characteristics - particularly correlated double sampling and optical black pixel handling - and is not designed for CMOS sensors, which typically output single-sampled, non-correlated signals. While AUX1/AUX2 modes accept generic analog video, they lack CMOS-specific features like rolling shutter correction or on-chip timing generation.
AD9843AJSTZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Package/Case:
- 48-LQFP
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- CCD Signal Processor, 10-Bit
- Input Type:
- Logic
- Output Type:
- Logic
- Current - Supply:
- -
- Operating Temperature:
- -20°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-LQFP (7x7)
AD9843AJSTZ FAQ
1.How can I place an order for AD9843AJSTZ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD9843AJSTZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD9843AJSTZ reliable?
The price and inventory of AD9843AJSTZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD9843AJSTZ is usually 5 days.
3.What payment methods are accepted for AD9843AJSTZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD9843AJSTZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD9843AJSTZ?
AD9843AJSTZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD9843AJSTZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD9843AJSTZ?
For technical support, including AD9843AJSTZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD9843AJSTZ requirements.
6.How does Aetrix verify that AD9843AJSTZ is sourced from the original manufacturer or authorized distributors?
All AD9843AJSTZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD9843AJSTZ meets industry standards.
7.What is the process for return or replacement of AD9843AJSTZ?
All AD9843AJSTZ units undergo pre-shipment inspection (PSI). If there is an issue with AD9843AJSTZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD9843AJSTZ part is unused and in its original packaging.
Return procedure for AD9843AJSTZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD9843AJSTZ Tags

-
RE46C100S8TF
Microchip Technology

-
XTR111AIDRCR
Texas Instruments

-
XTR111AIDGQR
Texas Instruments
-
XTR117AIDGKR
Texas Instruments

-
XTR111AIDGQT
Texas Instruments

-
XTR115UA/2K5
Texas Instruments

-
MAX14626ETT+T
Analog Devices Inc./Maxim Integrated

-
XTR116UA/2K5
Texas Instruments

-
XTR115U/2K5
Texas Instruments

-
XTR116U/2K5
Texas Instruments
-
PGA308AIDGSR
Texas Instruments

-
XTR300AIRGWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

