Analog Devices Inc. AD9845AJST
- Part No.:
- AD9845AJST
- Manufacturer:
- Analog Devices Inc.
- Category:
- Sensor and Detector Interfaces
- Package:
- 48-LQFP
- Datasheet:
-
AD9845AJST.pdf
- Description:
- IC CCD SIGNAL PROC 12BIT 48-LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:774
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD9845AJST from Analog Devices is a complete 12-bit, 30 MSPS CCD signal processor IC for analog front-end conditioning of interlaced and progressive-scan CCD outputs. It integrates correlated double sampling (CDS), 6-bit pixel gain amplifier (PxGA®), 10-bit variable gain amplifier (VGA) with 2 dB–36 dB range, black-level clamp, and 12-bit ADC - all operating from a single 3 V supply and dissipating 140 mW in normal mode. It is used in digital still cameras and industrial imaging systems requiring high-fidelity analog signal chain integration.
For engineers reviewing the AD9845AJST datasheet, AD9845AJST pinout, AD9845AJST application, or AD9845AJST equivalent, key selection considerations include its 48-lead LQFP package, CCD-mode timing compliance (SHP/SHD rising-edge sampling, 33 ns max DATACLK period), PxGA color steering modes (e.g., Mosaic Separate, Interlace), and auxiliary input support (AUX1IN/AUX2IN) for analog video processing.
Technical Context
The AD9845AJST implements a single-channel CCD signal chain with CDS sampling synchronized to SHP (reference level) and SHD (data level) rising edges, featuring 3 ns internal aperture delay and 9-cycle pipeline latency. Its PxGA supports seven programmable color steering modes (e.g., Bayer mosaic, interlace, 3-color, VD-selected) driven by HD/VD sync inputs and controlled via six 6-bit gain registers.
The VGA provides 1024-step gain control across two regions: codes 0–511 follow a (1+x)/(1−x) log-linear curve (−0.4 dB offset), while codes 512–1023 use linear-in-dB scaling (0.0354 dB/step); guaranteed accuracy applies only to codes 91–1023 (2 dB–36 dB). Clamp operation uses CLPOB/CLPDM clocks to adjust ADC output to user-programmed 8-bit black level (0–255 LSB).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ADC Resolution | 12-bit, straight binary output with ±0.5 LSB DNL and no missing codes guaranteed |
| Sampling Rate | 30 MSPS maximum DATACLK rate; supports CCD and AUX1/AUX2 analog input modes |
| PxGA Gain Range | −2 dB to +10 dB in 64 monotonic steps per channel; enables per-pixel color gain correction |
| VGA Gain Range | 2 dB to 36 dB in 1024 steps; combined with fixed 4 dB PxGA yields total 6 dB–40 dB system gain |
| Power Consumption | 140 mW at 3 V supply (CCD mode); drops to 5 mW in standby and 1 mW in total power-down |
| Input Clamping | Line-rate optical black clamp with 256-level resolution; adjusts ADC output to programmed 0–255 LSB reference |
| Noise Performance | 0.6 LSBrms total output noise (AC-grounded input, 6 dB VGA gain applied) |
Pinout & Package
AD9845AJST is housed in a 48-lead thin plastic quad flatpack (LQFP), ST-48 package (θJA = 92°C/W), with exposed pad thermal design and lead-free RoHS-compliant finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| D0–D11 | Digital data outputs | 12-bit parallel straight-binary ADC output; latched on DATACLK rising edge with 9-cycle pipeline delay |
| SHP / SHD | CDS sampling clocks | Rising-edge triggered; SHP samples CCD reference level, SHD samples data level; internal 3 ns aperture delay |
| CLPOB / CLPDM | Clamp control inputs | CLPOB enables optical black clamp per line; CLPDM enables input clamp during dummy/black pixels |
| HD / VD | Color steering sync inputs | Drive PxGA gain selection logic; define pixel-level gain sequence (e.g., Mosaic Separate, Interlace) per CCD filter pattern |
| AUX1IN / AUX2IN | Analog auxiliary inputs | Support alternate analog video sources; each routed through dedicated VGA and clamp paths with distinct gain ranges |
| CCDIN | Main analog CCD input | DC-coupled input with internal bias; accepts up to 1.0 Vp-p signal before saturation in CCD mode |
| SCK / SL / SDATA | 3-wire serial interface | Programs 11 internal registers (gain, clamp, control) at ≤10 MHz SCK; SL rising edge updates all loaded registers |
| THREE-STATE | Digital output enable | Active-high control disables D0–D11 drivers to prevent bus contention during shared-data-bus operation |
Key Features
| Feature | Design Value |
|---|---|
| Correlated Double Sampling (CDS) | 30 MSPS operation with SHP/SHD rising-edge sampling eliminates low-frequency CCD reset noise and kTC noise |
| PxGA Color Steering | Seven programmable modes (e.g., Mosaic Separate, VD Selected) synchronize gain switching to HD/VD timing for accurate Bayer or interlaced CCD color correction |
| Multi-Mode Input Support | Three operational modes-CCD, AUX1, AUX2-each with dedicated input path, VGA range, and clamp configuration for flexible system integration |
| Optical Black Clamp Loop | Digitally controlled feedback loop using CLPOB clock adjusts ADC output to user-defined 0–255 LSB black level, minimizing gain-step-induced black level drift |
| Low-Power Operation | Three power-down states: fast recovery (90 mW, 0.1 ms wake-up), standby (5 mW), and total shutdown (1 mW) for battery-sensitive imaging applications |
Applications
| Digital Still Cameras | Digital Video Camcorders |
|---|---|
Use Scenario: Capturing high-resolution still images from progressive-scan CCD sensors with minimal noise and precise color fidelity. IC Role / Device Role / Timing Role: AD9845AJST performs CDS, PxGA-based per-pixel gain correction (e.g., Mosaic Separate mode), VGA amplification, and 12-bit digitization synchronized to SHP/SHD/HD/VD clocks. Use Value: Enables >60 dB SNR imaging with automatic black-level tracking and white balance support, reducing post-processing load on host processor. |
Use Scenario: Real-time analog video capture from interlaced CCD arrays in consumer camcorders with dynamic lighting conditions. IC Role / Device Role / Timing Role: AD9845AJST operates in CCD mode with VD-selected PxGA steering to match interlaced Bayer patterns, applying line-synchronous optical black clamping via CLPOB. Use Value: Maintains stable black level across fields and compensates for gain-dependent offset shifts, ensuring consistent luminance in recorded video. |
| Industrial Imaging Systems | Machine Vision Inspection |
Use Scenario: High-speed inspection of printed circuit boards or precision mechanical parts using area-scan CCDs under varying illumination. IC Role / Device Role / Timing Role: AD9845AJST processes CCDIN signals with programmable PxGA gain per color channel and 30 MSPS digitization; auxiliary inputs (AUX1IN) allow dual-sensor monitoring. Use Value: Delivers calibrated 12-bit image data with <0.1% peak nonlinearity and 40 dB PSR, enabling sub-pixel defect detection in automated QA systems. |
Use Scenario: Embedded vision modules performing real-time object recognition and dimensional metrology in factory automation. IC Role / Device Role / Timing Role: AD9845AJST serves as the analog front end, accepting CCD output and generating timestamp-aligned 12-bit data streams via D0–D11, with THREE-STATE enabling multiplexed sensor readout. Use Value: Provides deterministic 9-cycle pipeline latency and jitter-free DATACLK synchronization, supporting precise trigger-to-data timing in closed-loop control systems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar CCD signal processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9846AJST | Two-channel version with identical PxGA/VGA/ADC specs; adds second CDS path and dual DATACLK outputs | Required for dual-CCD or stereo imaging systems; not suitable for single-channel cost-sensitive designs | Select AD9846AJST only when simultaneous dual-sensor acquisition is needed; AD9845AJST remains optimal for single-CCD footprint and BOM cost |
| TDA9981HN/C1 | Single-channel but lacks PxGA; offers integrated HDMI transmitter and different VGA range (0–42 dB); 10-bit ADC | Targets consumer AV equipment with digital output; unsuitable for high-fidelity CCD analog chain requiring per-pixel gain correction | Choose TDA9981HN/C1 only for HDMI-output-focused designs where PxGA and 12-bit resolution are not required |
Compared with AD9846AJST and TDA9981HN/C1, AD9845AJST uniquely balances single-channel CCD optimization, 12-bit precision, PxGA-based color correction, and low-power 3 V operation - making it the most direct fit for compact, high-fidelity monocular imaging systems without digital output requirements.
Availability
AD9845AJST is available at Aetrix Electronics and suitable for digital still cameras, industrial imaging systems, and machine vision inspection requiring stable component supply, long-term lifecycle support, and traceable sourcing for production programs.
Supply support for AD9845AJST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD9845A product line was designed specifically for CCD-based imaging front ends, delivering integrated CDS, pixel-level gain control, and high-speed digitization in a single 3 V, low-power package for portable and industrial vision applications.
FAQ
What is the maximum supported DATACLK frequency for AD9845AJST?
The AD9845AJST supports a maximum DATACLK frequency of 30 MHz, corresponding to a minimum clock period of 33 ns. This timing aligns with its 30 MSPS ADC sampling rate and ensures full functionality in CCD, AUX1, and AUX2 modes. Exceeding this limit risks setup/hold violations on D0–D11 outputs and may cause data corruption or loss of CDS synchronization.
How does the PxGA function in AD9845AJST, and what gain resolution does it provide?
The PxGA in AD9845AJST provides four independently programmable gain values (GAIN0–GAIN3), each adjustable from −2 dB to +10 dB in 64 monotonic steps (6-bit resolution). These gains are applied pixel-by-pixel based on HD/VD timing and selected color steering mode (e.g., Mosaic Separate), enabling per-pixel color correction and white balance without host processor intervention.
Can AD9845AJST operate with analog video inputs other than CCD signals?
Yes, AD9845AJST supports two auxiliary analog input modes: AUX1IN accepts signals with VGA gain up to 36 dB and 2.0 Vp-p output range, while AUX2IN supports up to 18 dB VGA gain. Both modes bypass CDS and PxGA, routing directly to the VGA and ADC - making them suitable for standard composite or component video sources in multi-input imaging systems.
What is the purpose of the CLPOB and CLPDM pins on AD9845AJST?
CLPOB (Black Level Clamp Clock) triggers the optical black clamp loop during shielded black pixel intervals to correct residual DC offsets and track low-frequency black level drift. CLPDM (Input Clamp Clock) enables line-rate input clamping on CCDIN during dummy or optical black pixels to remove large CCD black-level offsets early in the signal chain - preserving headroom for subsequent VGA stages.
Does AD9845AJST support power-down modes, and how quickly does it recover?
Yes, AD9845AJST offers three power-down modes: Fast Recovery (90 mW, 0.1 ms wake-up), Standby (5 mW, 1 ms), and Total Power-Down (1 mW, 3 ms). Recovery is initiated by deasserting STBY or exiting power-down via serial register write; all internal bias and timing circuits stabilize within the specified time, ensuring deterministic resumption of sampling without external reset.
AD9845AJST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Package/Case:
- 48-LQFP
- Series:
- -
- Packaging:
- Bag
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- CCD Signal Processor, 12-Bit
- Input Type:
- Logic
- Output Type:
- Logic
- Current - Supply:
- -
- Operating Temperature:
- -20°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-LQFP (7x7)
AD9845AJST FAQ
1.How can I place an order for AD9845AJST through Aetrix?
Please submit a Request for Quotation (RFQ) for AD9845AJST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD9845AJST reliable?
The price and inventory of AD9845AJST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD9845AJST is usually 5 days.
3.What payment methods are accepted for AD9845AJST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD9845AJST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD9845AJST?
AD9845AJST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD9845AJST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD9845AJST?
For technical support, including AD9845AJST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD9845AJST requirements.
6.How does Aetrix verify that AD9845AJST is sourced from the original manufacturer or authorized distributors?
All AD9845AJST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD9845AJST meets industry standards.
7.What is the process for return or replacement of AD9845AJST?
All AD9845AJST units undergo pre-shipment inspection (PSI). If there is an issue with AD9845AJST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD9845AJST part is unused and in its original packaging.
Return procedure for AD9845AJST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD9845AJST Tags

-
RE46C100S8TF
Microchip Technology

-
XTR111AIDRCR
Texas Instruments

-
XTR111AIDGQR
Texas Instruments
-
XTR117AIDGKR
Texas Instruments

-
XTR111AIDGQT
Texas Instruments

-
XTR115UA/2K5
Texas Instruments

-
MAX14626ETT+T
Analog Devices Inc./Maxim Integrated

-
XTR116UA/2K5
Texas Instruments

-
XTR115U/2K5
Texas Instruments

-
XTR116U/2K5
Texas Instruments
-
PGA308AIDGSR
Texas Instruments

-
XTR300AIRGWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

