My Inquiry
My Account
Analog Devices Inc. AD9847KST
- Part No.:
- AD9847KST
- Manufacturer:
- Analog Devices Inc.
- Category:
- Sensor and Detector Interfaces
- Package:
- 48-LQFP
- Datasheet:
-
AD9847KST.pdf
- Description:
- 10-BIT 40MSPS 3/5V TIMING DRIVER
- Quantity:
- Payment:
- Shipping:
Inventory:923
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD9847KST from Analog Devices is a 10-bit, 40 MSPS CCD signal processor with integrated timing driver for digital still cameras. It combines correlated double sampling (CDS), pixel gain amplifier (–2 dB to +10 dB), variable gain amplifier (2 dB to 36 dB), black level clamp, and 10-bit ADC in a single chip, operating at up to 40 MHz pixel rate with 500 ps timing resolution.
For engineers reviewing the AD9847KST datasheet, AD9847KST pinout, AD9847KST application, or AD9847KST equivalent, this page delivers verified specifications, precise pin functions, real-world imaging use cases, and validated alternative options for CCD-based image acquisition systems requiring high-accuracy analog front-end and programmable clock generation.
Technical Context
The AD9847KST implements a Precision Timing™ core that divides the 40 MHz CLI master clock into 48 discrete edge positions (tCLI/48 ≈ 500 ps resolution), enabling independent programming of rising/falling edges for RG, H1–H4, SHP, and SHD signals. Its analog front end features cascaded CDS → PxGA → VGA → clamp → ADC signal chain with fully differential internal reference (VRT = 2.0 V, VRB = 1.0 V).
Timing control is executed via a 3-wire serial interface (SL/SCK/SDATA) supporting register writes with HD/VD-synchronized or SL-triggered updates. Horizontal drivers deliver 5 V logic-level outputs with programmable drive strength (up to 24 mA per output) and polarity inversion, while digital I/Os comply with 3.0–5.5 V supply domains across four independent power rails.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ADC Resolution | 10-bit, providing 1024 discrete output levels for digitized CCD pixel data |
| Max Pixel Rate | 40 MSPS - supports full-resolution capture from high-speed interline CCD sensors |
| VGA Gain Range | 2 dB to 36 dB in 1024 steps - enables fine-grained exposure compensation across lighting conditions |
| PxGA Gain Range | –2 dB to +10 dB in 64 steps - applies per-pixel gain before CDS for dynamic range optimization |
| Timing Resolution | ≈500 ps at 40 MHz - allows sub-nanosecond edge placement for precise CCD clock alignment |
| Driver Output Voltage | 5 V logic swing on H1–H4 and RG - directly interfaces with standard CCD horizontal/reset gate inputs |
| Operating Temp | –20°C to +85°C - qualified for consumer digital camera environments |
| Package | 48-lead LQFP (ST-48) - surface-mount compatible with compact optical module PCB layouts |
Pinout & Package
AD9847KST is housed in a 48-lead thin plastic quad flatpack (LQFP), ST-48 package, with exposed pad thermal design (θJA = 92°C/W). Pin 1 identifier located at top-left corner; NC pins (47–48) must remain unconnected.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| D0–D9 | Digital output data bus (D9 = MSB) | 10-bit parallel ADC output; three-state capable for shared bus interfacing |
| H1–H4, RG | High-speed CCD clock drivers | 5 V CMOS outputs with programmable drive strength (3.5–24.5 mA) and polarity |
| CLI | Master clock input | 40 MHz reference clock synchronizing all internal timing and AFE sampling |
| CLPOB, CLPDM, PBLK, HBLK | Digital timing control inputs | Enable external generation of optical/dummy black clamping and blanking pulses |
| HD, VD | Frame synchronization inputs | Define horizontal/vertical timing boundaries for register update synchronization |
| SL, SCK, SDATA | 3-wire serial interface | Configures internal registers including timing edges, gain, clamp level, and operation mode |
| CCDIN | Analog CCD signal input | Single-ended input accepting up to 1.0 Vp-p pre-CDS signal with 500 mV reset transient tolerance |
| AVDD1–3, DVDD1–4 | Independent power supplies | Four analog (2.7–3.6 V) and four digital (3.0–5.5 V) rails isolate noise-sensitive AFE from timing logic |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Precision Timing™ Core | Enables 48-step programmable edge positioning for RG/H1–H4/SHP/SHD with 500 ps resolution at 40 MHz |
| Full Analog Front End | Includes CDS, PxGA (–2 to +10 dB), VGA (2–36 dB), black level clamp, and 10-bit ADC in one die |
| On-chip 5 V CCD Drivers | H1–H4 and RG outputs drive standard CCD clocks directly-no external level shifters required |
| Multi-Rail Power Architecture | Separate AVDD/DVDD domains (four analog, four digital) minimize crosstalk between analog signal path and timing logic |
| Flexible Clamp Control | 256-step adjustable clamp level referenced to ADC output, supporting precise black-level calibration |
| Serial Register Interface | 3-wire (SL/SCK/SDATA) with HD/VD or SL-triggered updates enables real-time timing reconfiguration during frame readout |
Applications
| Digital Still Camera Sensor Interface | Interline CCD Readout System |
|---|---|
Use Scenario: High-resolution DSLR or mirrorless camera using interline transfer CCD sensor with on-chip vertical/horizontal registers. IC Role / Device Role / Timing Role: Primary AFE + timing generator - digitizes analog pixel output and generates all CCD clocks (RG, H1–H4) synchronized to CLI. Use Value: Eliminates discrete timing ASIC and separate ADC/VGA/CDS chips, reducing BOM count and board area by >40%. |
Use Scenario: Industrial machine vision camera capturing fast-moving objects with rolling shutter correction. IC Role / Device Role / Timing Role: Programmable CCD controller - adjusts SHP/SHD sampling edges and RG timing to compensate for motion-induced smear. Use Value: 500 ps timing resolution enables sub-pixel temporal alignment, reducing motion blur by up to 3× vs fixed-timing solutions. |
| Medical Endoscope Imaging Module | Scientific Low-Noise CCD Acquisition |
Use Scenario: Miniaturized endoscopic system requiring low-power, high-fidelity image capture in constrained thermal envelope. IC Role / Device Role / Timing Role: Integrated signal processor - performs CDS, PxGA, VGA, and 10-bit digitization while managing black-level drift via programmable clamp. Use Value: On-die black-level clamp with 256-step resolution maintains consistent dark current subtraction across temperature shifts (–20°C to +85°C). |
Use Scenario: Astronomy-grade CCD camera demanding ultra-low noise and precise gain staging for photon-starved imaging. IC Role / Device Role / Timing Role: Low-noise analog signal chain - CDS suppresses reset noise, PxGA sets per-color gain, VGA provides final amplification before 10-bit conversion. Use Value: Total output noise of 0.25 LSB rms (AC-grounded, 6 dB gain) ensures >9.5 ENOB performance for quantitative scientific measurement. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar CCD signal processing applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9846KST | Same architecture but 8-bit ADC; no PxGA; lower power consumption (180 mW total @ 3 V) | Suitable for cost-sensitive, lower-resolution consumer cameras where 10-bit depth is not required | Select when system SNR budget permits 8-bit digitization and timing flexibility remains critical |
| TDC1021IPAG | TI CCD signal processor with 12-bit ADC, but lacks integrated 5 V CCD drivers and Precision Timing™ core | Requires external level shifters and separate timing ASIC for RG/H1–H4 generation | Choose only if higher ADC resolution is mandatory and board space/layout complexity is acceptable |
Compared with AD9846KST and TDC1021IPAG, the AD9847KST uniquely integrates 10-bit digitization, per-pixel gain control, and 5 V programmable CCD clock drivers in a single LQFP package-enabling compact, high-fidelity CCD systems without external timing or level-shifting components.
Availability
AD9847KST is available at Aetrix Electronics and suitable for digital still camera modules, industrial machine vision systems, medical endoscopes, and scientific CCD instrumentation requiring stable component supply and long-term manufacturability.
Supply support for AD9847KST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD9847KST belongs to Analog Devices' Precision Timing™ CCD signal processor family, designed specifically to replace multi-chip CCD interface solutions with a single, highly integrated AFE+timing IC for digital photography and imaging applications.
FAQ
What is the maximum supported pixel clock frequency for the AD9847KST?
The AD9847KST is specified for operation at up to 40 MSPS pixel rate, with CLI input clock period of 25 ns (tCLI min = 25 ns). The Precision Timing™ core achieves ≈500 ps edge resolution at this rate by dividing each CLI cycle into 48 programmable positions. Exceeding 40 MHz violates absolute maximum ratings and invalidates AC performance specifications.
Does the AD9847KST include on-chip drivers for CCD horizontal clocks?
Yes, the AD9847KST integrates dedicated 5 V CMOS drivers for H1, H2, H3, H4, and RG outputs. Each driver supports programmable drive strength (3.5–24.5 mA in 3.5 mA steps) and polarity inversion, eliminating the need for external level shifters or buffer ICs in standard interline CCD interfaces.
How does the black level clamp function in the AD9847KST?
The AD9847KST implements a digitally programmable black level clamp with 256-step resolution, where clamp level is measured at the ADC output. Minimum clamp level is 0 LSB and maximum is 63.75 LSB. Clamp pulses (CLPOB, CLPDM) can be generated internally or supplied externally, enabling adaptive dark-current compensation across temperature and exposure time.
What power supply configurations are required for proper AD9847KST operation?
The AD9847KST requires four independent analog supplies (AVDD1–3 = 2.7–3.6 V) and four digital supplies (DVDD1 = 3.0–5.5 V for H-drivers; DVDD2 = 3.0–5.5 V for RG; DVDD3 = 3.0 V for D0–D9; DVDD4 = 3.0 V for control logic). Ground planes must be separated per supply domain (AVSS1–3, DVSS1–4) to maintain PSR >40 dB.
Can the AD9847KST operate in both internal and external timing modes?
Yes, the AD9847KST supports dual timing modes: internal mode (all horizontal pulses - CLPOB, CLPDM, PBLK, HBLK - generated on-chip) and external mode (those pulses supplied by host processor). Mode selection is controlled via CLPDM/CLPOB/HBLK/PBLK DIR registers (e.g., clpdmdir = 0 for internal, 1 for external), allowing flexible integration with FPGA or ASIC-based image processors.
AD9847KST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Package/Case:
- 48-LQFP
- Series:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- CCD Signal Processor, 10-Bit
- Input Type:
- Logic
- Output Type:
- 3-Wire Serial
- Current - Supply:
- -
- Operating Temperature:
- -20°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-LQFP (7x7)
AD9847KST FAQ
1.How can I place an order for AD9847KST through Aetrix?
Please submit a Request for Quotation (RFQ) for AD9847KST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD9847KST reliable?
The price and inventory of AD9847KST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD9847KST is usually 5 days.
3.What payment methods are accepted for AD9847KST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD9847KST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD9847KST?
AD9847KST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD9847KST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD9847KST?
For technical support, including AD9847KST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD9847KST requirements.
6.How does Aetrix verify that AD9847KST is sourced from the original manufacturer or authorized distributors?
All AD9847KST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD9847KST meets industry standards.
7.What is the process for return or replacement of AD9847KST?
All AD9847KST units undergo pre-shipment inspection (PSI). If there is an issue with AD9847KST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD9847KST part is unused and in its original packaging.
Return procedure for AD9847KST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD9847KST Tags
-
RE46C100S8TF
Microchip Technology
-
XTR111AIDRCR
Texas Instruments
-
XTR111AIDGQR
Texas Instruments
-
XTR117AIDGKR
Texas Instruments
-
XTR111AIDGQT
Texas Instruments
-
XTR115UA/2K5
Texas Instruments
-
MAX14626ETT+T
Analog Devices Inc./Maxim Integrated
-
XTR116UA/2K5
Texas Instruments
-
XTR115U/2K5
Texas Instruments
-
XTR116U/2K5
Texas Instruments
-
PGA308AIDGSR
Texas Instruments
-
XTR300AIRGWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
