Analog Devices Inc. AD9860BSTZRL
- Part No.:
- AD9860BSTZRL
- Manufacturer:
- Analog Devices Inc.
- Category:
- RF Front End (LNA + PA)
- Package:
- 128-LQFP
- Datasheet:
-
AD9860BSTZRL.pdf
- Description:
- IC PROCESSOR FRONT END 128LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,321
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD9860BSTZRL from Analog Devices is a mixed-signal front-end (MxFE™) IC optimized for broadband communications, integrating dual 10-bit 64 MSPS ADCs and dual 12-bit 128 MSPS DACs in a single 128-lead LQFP package. It supports real or I/Q baseband/low-IF receive paths with RxPGA (20 dB gain range), digital Hilbert/decimation filters, and transmit paths with TxPGA, interpolation, and digitally tunable up-converters - deployed in cable modems and fixed wireless systems.
For engineers reviewing the AD9860BSTZRL datasheet, AD9860BSTZRL pinout, AD9860BSTZRL application, or AD9860BSTZRL equivalent, key selection criteria include its dual-channel 10/12-bit converter resolution, 64/128 MSPS sampling rates, programmable DLL clock multiplier, auxiliary 10-bit ADC and 8-bit DAC resources, and industrial temperature operation (–40°C to +70°C).
Technical Context
The AD9860BSTZRL implements a fully integrated MxFE architecture with independent Rx and Tx signal chains: each Rx channel includes input buffer (200 Ω differential impedance), RxPGA, 10-bit ADC, decimation filter, and bypassable digital Hilbert filter; each Tx channel features 12-bit DAC, TxPGA, interpolation (×2/×4), Hilbert filter, and complex/real digital mixer. Timing is synchronized via a programmable delay-locked loop (DLL) accepting single crystal or external clock inputs.
It supports flexible data interface modes (multiplexed or interleaved), SPI register programming, and configurable low-power operation - including Rx path power-down (6 mA), selectable buffer bypass, and interpolation-dependent latency (30 cycles at ×2, 72 at ×4). Auxiliary functions include three 8-bit DAC outputs, two 10-bit ADC inputs with dual multiplexing, and programmable sigma-delta output.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ADC Resolution | 10-bit - enables high-speed digitization of analog baseband/IF signals with 1024 quantization levels. |
| DAC Resolution | 12-bit - provides fine-grained analog waveform synthesis for RF up-conversion with 4096 output steps. |
| Max ADC Rate | 64 MSPS - supports Nyquist sampling of signals up to 32 MHz bandwidth in real mode or complex I/Q streams. |
| Max DAC Rate | 128 MSPS - allows direct synthesis of IF carriers up to 64 MHz or oversampled baseband waveforms. |
| RxPGA Gain Range | 20 dB - adjustable in 1 dB steps to optimize dynamic range across varying input signal amplitudes. |
| TxPGA Gain Range | 20 dB - scales full-scale DAC output current (2–20 mA) to match external reconstruction filter and modulator requirements. |
| Supply Voltages | VA = 3.3 V ±5%, VD = 3.3 V ±10% - dual-supply design separates analog and digital domains to minimize noise coupling. |
| Operating Temp | –40°C to +70°C - qualified for industrial environments without derating in half-duplex mode. |
Pinout & Package
AD9860BSTZRL is housed in a 128-lead Low Profile Quad Flatpack (LQFP), thermally rated at θJA = 29°C/W. The package supports standard surface-mount reflow and includes dedicated analog/digital ground and supply pins for noise isolation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN+A / VIN–A | Differential ADC Input A | High-impedance (200 Ω diff), wide-bandwidth (140 MHz –3 dB) analog input pair for Channel A. |
| IOUT+A / IOUT–A | Differential DAC Output A | Current-output (2–20 mA FS) complementary pair requiring external load resistor and reconstruction filter. |
| RxSYNC / TxSYNC | Channel Synchronization | Edge-triggered timing reference for aligning multi-channel ADC/DAC data capture or update events. |
| SCLK / SDIO / SEN | SPI Interface | 3-wire serial port (max 16 MHz) for configuring internal registers, enabling dynamic reconfiguration. |
| OSC1 / OSC2 | Clock Input | Crystal or single-ended clock input (supports fundamental-mode crystals) feeding the integrated DLL. |
| CLKOUT1 / CLKOUT2 | Programmable Clock Outputs | DLL-derived clocks (32–128 MHz) with 50% duty cycle; CLKOUT1 rate set by CLKSEL pin logic level. |
| AUX_ADC_A1 / AUX_ADC_B2 | Auxiliary ADC Inputs | Two 10-bit, 1.25 MSPS auxiliary converters with dual-muxed inputs for system monitoring or calibration. |
| AUX_DAC_A / AUX_DAC_C | Auxiliary DAC Outputs | Three 8-bit, 3 V full-scale voltage outputs for bias control, calibration, or analog test signal generation. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-path MxFE architecture | Enables simultaneous full-duplex broadband communication with independent Rx and Tx processing chains. |
| Bypassable digital Hilbert filter | Allows real-mode or I/Q-mode operation; supports image-rejection architectures when paired with external quadrature modulators. |
| Programmable DLL clock multiplier | Generates all internal clocks (including 32–128 MHz outputs) from one crystal or clock source - eliminates need for multiple oscillators. |
| Configurable low-power modes | Reduces Rx path current to 80 mA at 16 MSPS (buffer disabled) or 6 mA when powered down - critical for energy-sensitive systems. |
| Integrated auxiliary converters | Provides on-chip 10-bit ADC (dual-muxed, 1.25 MSPS) and three 8-bit DACs (3 V range) for system-level calibration and monitoring. |
| Flexible data interface | Supports multiplexed or interleaved 10-/12-bit parallel outputs and programmable timing modes (Normal/Alternate) via MODE/TxBLANK pin. |
Applications
| Cable Modem Front-End | Fixed Wireless Base Station |
|---|---|
|
Use Scenario: Digitizing downstream QAM signals and synthesizing upstream OFDM bursts in DOCSIS-compliant cable modems. IC Role / Device Role / Timing Role: Dual-channel ADC captures 64 MSPS real/complex IF samples; dual 12-bit DAC generates 128 MSPS upstream I/Q waveforms with interpolation filtering. Use Value: Integrated RxPGA (20 dB gain) and TxPGA enable automatic level control across varying cable plant loss; DLL simplifies clock tree design with single crystal. |
Use Scenario: Full-duplex transceiver in LMDS/MMDS point-to-multipoint wireless access equipment operating at 2–11 GHz bands. IC Role / Device Role / Timing Role: ADC digitizes low-IF receive signals; DAC synthesizes complex up-converted transmit waveforms with digital quadrature mixing and Hilbert filtering. Use Value: >90 dB Tx-to-Rx isolation prevents self-interference; programmable sigma-delta output supports precise LO phase noise characterization. |
| VDSL Line Card | WLAN Access Point Transceiver |
|
Use Scenario: High-speed DSL line card supporting ADSL2+/VDSL2 standards with adaptive bit-loading and dynamic spectrum management. IC Role / Device Role / Timing Role: ADC acquires time-domain echo and near-end crosstalk signals; DAC reconstructs multi-tone DMT symbols with 4× interpolation easing analog filter design. Use Value: 64 MSPS ADC sampling supports >30 MHz usable bandwidth; auxiliary ADC/DACs monitor line voltage, temperature, and bias points. |
Use Scenario: 802.11a/g/n WLAN AP transceiver handling simultaneous 2.4 GHz and 5 GHz band operation with MIMO support. IC Role / Device Role / Timing Role: Processes I/Q baseband data for OFDM modulation/demodulation; Rx path handles diversity reception; Tx path drives external IQ modulator. Use Value: Dual-channel architecture supports spatial multiplexing; low-latency (7-cycle ADC, 3-cycle DAC base latency) enables tight MAC-layer timing control. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar mixed-signal front-end applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9862BSTZ | 12-bit ADC / 14-bit DAC; higher SNR (72 dB vs. 70.7 dB) and SFDR (90 dBc narrowband); higher power consumption (124 mA digital supply vs. 112 mA). | Preferred for higher-fidelity systems like premium cable modems or test equipment where dynamic range outweighs power budget. | Select AD9862BSTZ when >12-bit DAC resolution and improved THD (–79 dBc vs. –74.5 dBc) are required; verify thermal margin due to higher dissipation. |
| MAX2024ETM+ | Single-path (Rx-only) 12-bit 130 MSPS ADC with integrated PGA and decimator; no DAC or Tx path; smaller 68-pin TQFN package. | Used in receive-only infrastructure (e.g., spectrum analyzers, monitoring receivers) where transmit capability is unnecessary. | Choose MAX2024ETM+ only for receive-centric designs; AD9860BSTZRL offers full-duplex integration not available in this alternative. |
Compared with AD9862BSTZ, AD9860BSTZRL trades 2-bit DAC/ADC resolution and 1.3 dB SNR for lower power and cost; compared with MAX2024ETM+, it adds full-duplex capability and auxiliary converters at the expense of package size and complexity.
Availability
AD9860BSTZRL is available at Aetrix Electronics and suitable for cable modem development, fixed wireless infrastructure, and VDSL line card production requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for AD9860BSTZRL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, serving industrial, communications, automotive, and consumer markets.
The AD9860BSTZRL belongs to Analog Devices' MxFE™ (Mixed-Signal Front-End) product line, engineered specifically for broadband communications infrastructure demanding integrated, low-footprint, high-dynamic-range signal conversion with flexible digital processing.
FAQ
What is the maximum sampling rate supported by the AD9860BSTZRL ADC and DAC?
The AD9860BSTZRL supports a maximum ADC sampling rate of 64 MSPS and a maximum DAC update rate of 128 MSPS. These rates are specified under normal timing mode with VA = 3.3 V ±5% and VD = 3.3 V ±10%. The ADC's 10-bit resolution and DAC's 12-bit resolution are maintained across these full-rate operations, enabling high-fidelity digitization and synthesis of broadband signals in cable and wireless systems using the AD9860BSTZRL.
Does the AD9860BSTZRL support both real and complex (I/Q) signal processing?
Yes, the AD9860BSTZRL natively supports both real and complex signal paths. Its receive path includes a bypassable digital Hilbert filter and decimation logic for I/Q or real-mode operation; the transmit path integrates digital quadrature mixers and Hilbert filters to generate complex up-converted waveforms. This flexibility allows the AD9860BSTZRL to serve as the core front-end in systems ranging from single-carrier cable modems to OFDM-based WLAN and fixed wireless transceivers.
How is clock generation handled on the AD9860BSTZRL?
The AD9860BSTZRL uses an integrated programmable delay-locked loop (DLL) to generate all internal clocks from a single external reference - either a crystal connected to OSC1/OSC2 or a CMOS clock applied to OSC1. The DLL produces two programmable outputs (CLKOUT1 and CLKOUT2) ranging from 32 MHz to 128 MHz with 50% duty cycle, eliminating the need for multiple oscillators and simplifying system clock architecture in designs using the AD9860BSTZRL.
What auxiliary analog functions does the AD9860BSTZRL provide?
The AD9860BSTZRL integrates three 8-bit auxiliary DAC outputs (AUX_DAC_A/B/C, 3 V full-scale) and two 10-bit auxiliary ADC inputs (AUX_ADC_A1/A2 and AUX_ADC_B1/B2, 1.25 MSPS, dual-muxed). These resources support system-level functions such as bias voltage generation, temperature/voltage monitoring, calibration loop closure, and programmable sigma-delta output - reducing external component count in broadband communication designs using the AD9860BSTZRL.
Is the AD9860BSTZRL pin-compatible with the AD9862BSTZ?
No, the AD9860BSTZRL is not pin-compatible with the AD9862BSTZ. Although both share the same 128-lead LQFP package (ST-128B) and identical pinout layout per the datasheet pin configuration diagram, functional differences exist in internal register mapping and some timing behaviors. Designers must validate register initialization sequences and performance margins separately; migration requires firmware and layout review, not drop-in replacement. The AD9860BSTZRL and AD9862BSTZ are functionally related but not mechanically interchangeable without verification.
AD9860BSTZRL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- RF Type:
- LMDS, MMDS
- Frequency:
- -
- Features:
- 10-Bit ADC(s), 12-Bit DAC(s)
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 128-LQFP (14x20)
AD9860BSTZRL FAQ
1.How can I place an order for AD9860BSTZRL through Aetrix?
Please submit a Request for Quotation (RFQ) for AD9860BSTZRL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD9860BSTZRL reliable?
The price and inventory of AD9860BSTZRL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD9860BSTZRL is usually 5 days.
3.What payment methods are accepted for AD9860BSTZRL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD9860BSTZRL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD9860BSTZRL?
AD9860BSTZRL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD9860BSTZRL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD9860BSTZRL?
For technical support, including AD9860BSTZRL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD9860BSTZRL requirements.
6.How does Aetrix verify that AD9860BSTZRL is sourced from the original manufacturer or authorized distributors?
All AD9860BSTZRL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD9860BSTZRL meets industry standards.
7.What is the process for return or replacement of AD9860BSTZRL?
All AD9860BSTZRL units undergo pre-shipment inspection (PSI). If there is an issue with AD9860BSTZRL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD9860BSTZRL part is unused and in its original packaging.
Return procedure for AD9860BSTZRL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD9860BSTZRL Tags

-
RFX2401C
Skyworks Solutions Inc.
.jpg)
-
NRF21540-QDAA-R
Nordic Semiconductor ASA
.jpg)
-
NRF21540-QDAA-R7
Nordic Semiconductor ASA
-
RFX2411N
Skyworks Solutions Inc.
-
SE2438T-R
Skyworks Solutions Inc.
-
SKY66118-11
Skyworks Solutions Inc.

-
SKY85712-21
Skyworks Solutions Inc.

-
SKY85329-11
Skyworks Solutions Inc.

-
SKY66422-11
Skyworks Solutions Inc.
-
SKY66119-11
Skyworks Solutions Inc.

-
NJG1156PCD-TE1
Nisshinbo Micro Devices Inc.

-
SE2435L-R
Skyworks Solutions Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

