Analog Devices Inc. AD9928BBCZ
- Part No.:
- AD9928BBCZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Video Processing
- Package:
- 128-LFBGA, CSPBGA
- Datasheet:
-
AD9928BBCZ.pdf
- Description:
- IC VIDEO CCD SGNL PROC 128CSPBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,415
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD9928BBCZ from Analog Devices is a dual-channel, 14-bit CCD signal processor with integrated V-driver and precision timing generator, featuring 60 MHz grade operation (AD9928BBCZ-60), 14-bit/40 MHz ADC, 6 dB–42 dB 10-bit VGA, −3 dB to +6 dB CDS gain, and 390 ps timing resolution at 40 MHz - deployed in high-speed industrial and surveillance camera systems.
For engineers reviewing the AD9928BBCZ datasheet, AD9928BBCZ pinout, AD9928BBCZ application, or AD9928BBCZ equivalent, key selection considerations include dual AFE channel synchronization, LVDS serial output compliance, on-chip 3 V horizontal/RG drivers, 128-ball CSP_BGA package compatibility, and timing core resolution for sub-microsecond CCD clock alignment.
Technical Context
The AD9928BBCZ integrates two independent analog front ends-each with correlated double sampling (CDS), variable gain amplification (VGA), black level clamping, and 14-bit ADC conversion-synchronized by a shared Precision Timing® core supporting 24 vertical clocks and 18 high-voltage V-driver outputs. Its reduced-range LVDS interface delivers serialized pixel data at up to 40 MSPS per channel.
Timing control includes programmable RG, H1–H4, V1–V15, substrate clock (SUBCK), and substrate count (XSUBCNT) signals, all generated from an on-chip crystal oscillator driver and regulated by internal LDOs for 1.8 V core and 3 V I/O compatibility. The device operates across −25°C to +85°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ADC Resolution & Rate | 14-bit, 40 MSPS per channel - enables high-fidelity digitization of fast-scan CCD outputs without aliasing in 60 MHz-grade imaging systems. |
| VGA Range | 6 dB to 42 dB, 10-bit programmable - supports dynamic range adaptation across varying light conditions in industrial inspection cameras. |
| CDS Gain Options | −3 dB, 0 dB, +3 dB, +6 dB - allows precise noise floor optimization for low-light CCD readout paths. |
| Precision Timing Resolution | ~390 ps at 40 MHz - permits sub-microsecond edge placement accuracy for critical CCD vertical/horizontal timing signals. |
| Vertical Driver Channels | 18-channel high-voltage V-driver - directly drives multi-phase vertical CCD clocks without external level-shifting circuitry. |
| Package | 128-ball CSP_BGA, 9 mm × 9 mm, 0.65 mm pitch - provides compact, thermally efficient mounting for space-constrained camera modules. |
| Operating Temperature | −25°C to +85°C - validated for continuous operation in outdoor surveillance and factory-floor imaging environments. |
Pinout & Package
AD9928BBCZ uses a 128-ball CSP_BGA package (9 mm × 9 mm, 0.65 mm pitch) with ball map defined in Analog Devices' AD9928 Rev. SpH datasheet, Figure 2 (Ball Map). Pin functions are assigned per functional group: analog inputs (CCDIN_A/B), LVDS data outputs (DOUT0P_A/N_A, DOUT1P_A/N_A, etc.), timing control (RG_A/B, H1A–H4A, V1A–V15), power (LDOIN_A/B, LDOOUT_A/B), and general-purpose outputs (GPO1–GPO7, XSUBCNT).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CCDIN_A / CCDIN_B | Dual analog CCD input channels | Accept differential analog outputs from 2-channel CCD sensors; each routed to dedicated CDS/VGA/ADC path. |
| DOUT0P_A/N_A, DOUT1P_A/N_A DOUT0P_B/N_B, DOUT1P_B/N_B | LVDS serial pixel data outputs | Four differential pairs deliver time-multiplexed 14-bit pixel streams using reduced-range LVDS signaling for EMI robustness. |
| RG_A / RG_B | Reset gate clock outputs | On-chip 3 V drivers generate synchronized reset pulses for dual CCD outputs; compatible with standard CCD RG timing requirements. |
| H1A–H4A / H1B–H4B | Horizontal clock outputs | Eight 3 V logic-level clocks drive horizontal CCD shift registers; fully programmable phase/delay via internal timing registers. |
| V1A–V15 | Vertical clock outputs | 15 high-voltage (up to 15 V) outputs from integrated V-driver; support multi-phase vertical CCD transfer with programmable amplitude/timing. |
| GPO1–GPO7, XSUBCNT | General-purpose digital outputs | Seven configurable CMOS outputs plus substrate count signal for shutter control, exposure sync, or system handshake functions. |
Key Features
| Feature | Design Value |
|---|---|
| Dual 14-bit AFE with CDS | Enables simultaneous digitization of two independent CCD outputs while suppressing kTC noise through correlated double sampling. |
| Integrated 18-channel V-driver | Eliminates need for external high-voltage level shifters and reduces PCB area/cost in multi-phase CCD timing designs. |
| Precision Timing® core (390 ps @ 40 MHz) | Allows fine-grained adjustment of CCD clock edges to meet tight setup/hold timing margins in high-speed scanning applications. |
| Reduced-range LVDS serial interface | Provides low-power, low-EMI transmission of pixel data over flexible PCB traces or short cables without termination complexity. |
| Internal LDO regulators (1.8 V core / 3 V I/O) | Supports single-supply 3 V system integration while maintaining optimal analog performance and digital logic compatibility. |
Applications
| High-Speed Digital Still Cameras | Industrial Machine Vision Systems |
|---|---|
Use Scenario: High-resolution, rapid-frame-rate capture of moving parts on production lines using interline-transfer CCDs. IC Role / Device Role / Timing Role: Dual-channel AFE digitizes two parallel CCD outputs; Precision Timing® core aligns RG/H/V clocks to sub-400 ps for jitter-free line synchronization. Use Value: Enables >60 fps full-frame capture at 14-bit depth with deterministic timing control, reducing motion blur and improving defect detection accuracy. | Use Scenario: Automated optical inspection (AOI) of PCBs and semiconductor wafers requiring pixel-perfect registration across multiple sensor zones. IC Role / Device Role / Timing Role: Serves as unified timing and signal conditioning hub - generating synchronized clocks for multi-CCD arrays and digitizing outputs with matched gain/offset calibration. Use Value: Eliminates inter-channel timing skew and gain mismatch, ensuring consistent image quality across stitched fields of view. |
| Outdoor Surveillance Cameras | Scientific Imaging Instruments |
Use Scenario: All-weather day/night imaging under variable illumination, requiring adaptive gain and black level stability. IC Role / Device Role / Timing Role: Dual CDS + 10-bit VGA + programmable clamp adjusts dynamic range and DC offset in real time; 3 V drivers interface directly with legacy CCDs. Use Value: Maintains image fidelity across −25°C to +85°C ambient range without external bias trimming or gain recalibration. | Use Scenario: Low-noise, long-exposure acquisition in astronomy or fluorescence microscopy using frame-transfer CCDs. IC Role / Device Role / Timing Role: Provides ultra-low-jitter vertical clocking (via 390 ps resolution core) and correlated double sampling to suppress readout noise during slow-scan modes. Use Value: Achieves <1.5 e⁻ RMS read noise at 100 kS/s, critical for photon-starved scientific measurements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar CCD signal processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9920ASTZ | Single-channel, 12-bit ADC, no integrated V-driver; requires external timing IC and HV drivers. | Suitable for lower-cost, lower-performance CCD systems where board space and BOM count are less constrained. | Select when dual-channel processing or on-chip V-driver functionality is not required. |
| TDC1304IPWPR | 16-bit, 40 MSPS, single-channel only; no timing generator or V-driver; optimized for CMOS image sensors, not CCDs. | Targeted at high-resolution CMOS-based inspection systems, not CCD-based architectures. | Choose only for CMOS sensor interfaces; incompatible with CCD timing or analog signal chain requirements of AD9928BBCZ. |
Compared with AD9928BBCZ, AD9920ASTZ lacks dual-channel support and integrated timing/V-driver, increasing system complexity, while TDC1304IPWPR serves a different sensor domain entirely - making AD9928BBCZ uniquely suited for compact, high-performance dual-CCD camera designs requiring full signal chain integration.
Availability
AD9928BBCZ is available at Aetrix Electronics and suitable for high-speed digital imaging, industrial machine vision, and outdoor surveillance camera applications requiring stable component supply, long-term lifecycle assurance, and guaranteed traceable sourcing.
Supply support for AD9928BBCZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with design and manufacturing expertise spanning precision signal conditioning, RF, and sensor technologies.
The AD9928BBCZ belongs to Analog Devices' CCD signal processor product line, engineered specifically to integrate analog front-end, timing generation, and vertical driving into a single chip for high-speed, low-noise digital still-image and industrial camera systems.
FAQ
What is the maximum pixel clock rate supported by the AD9928BBCZ?
The AD9928BBCZ supports a 60 MHz grade operation (AD9928BBCZ-60), enabling pixel clock rates up to 60 MHz in high-speed CCD readout configurations. This rating is verified in the AD9928 Rev. SpH datasheet and applies specifically to the AD9928BBCZ variant. The 14-bit ADC operates at up to 40 MSPS per channel, with timing flexibility provided by the Precision Timing® core for synchronization across dual channels.
Does the AD9928BBCZ include an integrated crystal oscillator driver?
Yes, the AD9928BBCZ includes an on-chip driver for external crystal oscillators, as confirmed in the General Description and Functional Block Diagram of the AD9928 Rev. SpH datasheet. This feature eliminates the need for an external crystal buffer and simplifies clock source implementation for the Precision Timing® core and internal clock generation.
Can the AD9928BBCZ drive both interline and frame-transfer CCDs?
Yes, the AD9928BBCZ supports both interline and frame-transfer CCD architectures. Its programmable timing generator provides RG, H, V, substrate clock, and substrate bias control signals, and its 18-channel V-driver accommodates multi-phase vertical transfer requirements. The AD9928BBCZ datasheet explicitly references digital still-image camera applications, which commonly use both CCD types.
What voltage levels do the AD9928BBCZ horizontal and RG drivers support?
The AD9928BBCZ includes on-chip 3 V horizontal and RG drivers, as stated in the FEATURES section of the AD9928 Rev. SpH datasheet. These drivers are designed to directly interface with standard CCD sensors requiring 3 V logic-level timing inputs, eliminating external level-shifting components for those signal paths.
Is the AD9928BBCZ pin-compatible with the AD9920A or AD9990?
No, the AD9928BBCZ is not pin-compatible with the AD9920A or AD9990. While the AD9928BBCZ datasheet notes that its registers are similar to those of AD9920A and AD9990, it uses a unique 128-ball CSP_BGA package and integrates functions (e.g., 18-channel V-driver, dual AFE) absent in those predecessors. Pin mapping and ball assignment differ significantly per the AD9928 Rev. SpH Ball Map.
AD9928BBCZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 128-LFBGA, CSPBGA
- Packaging:
- Tray
- Product Status:
- Active
- Function:
- Processor
- Applications:
- Consumer Video
- Standards:
- -
- Control Interface:
- Serial
- Voltage - Supply:
- 1.8V ~ 3V
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 128-CSPBGA (9x9)
AD9928BBCZ FAQ
1.How can I place an order for AD9928BBCZ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD9928BBCZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD9928BBCZ reliable?
The price and inventory of AD9928BBCZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD9928BBCZ is usually 5 days.
3.What payment methods are accepted for AD9928BBCZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD9928BBCZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD9928BBCZ?
AD9928BBCZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD9928BBCZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD9928BBCZ?
For technical support, including AD9928BBCZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD9928BBCZ requirements.
6.How does Aetrix verify that AD9928BBCZ is sourced from the original manufacturer or authorized distributors?
All AD9928BBCZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD9928BBCZ meets industry standards.
7.What is the process for return or replacement of AD9928BBCZ?
All AD9928BBCZ units undergo pre-shipment inspection (PSI). If there is an issue with AD9928BBCZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD9928BBCZ part is unused and in its original packaging.
Return procedure for AD9928BBCZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD9928BBCZ Tags

-
HDMI2C1-6C1
STMicroelectronics

-
ADA4430-1YKSZ-R7
Analog Devices Inc.

-
LM1881MX/NOPB
Texas Instruments

-
SN75DP130SSRGZR
Texas Instruments

-
EQCO30T5.2
Microchip Technology
-
LMH1980MM/NOPB
Texas Instruments

-
EQCO30R5.D
Microchip Technology

-
SII9022ACNU
Lattice Semiconductor Corporation

-
SN65DP159RGZR
Texas Instruments

-
SN65DP159RSBR
Texas Instruments

-
SN65DP141RLJR
Texas Instruments

-
LMH0303SQ/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

