Analog Devices Inc. AD9984AKCPZ-140
- Part No.:
- AD9984AKCPZ-140
- Manufacturer:
- Analog Devices Inc.
- Category:
- Video Processing
- Package:
- 64-VFQFN Exposed Pad, CSP
- Datasheet:
-
AD9984AKCPZ-140.pdf
- Description:
- IC VIDEO INTERFACE 64LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:129
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD9984AKCPZ-140 from Analog Devices is a 10-bit, 140 MSPS triple analog-to-digital converter optimized for RGB/YPbPr video digitization in display interface applications. It integrates a PLL-based pixel clock generator, auto-offset calibration, channel-to-channel gain matching, and programmable output drive strength. Designed for HDTV capture up to 1080p and UXGA graphics (1600 × 1200 @ 60 Hz), it supports tri-level sync, sync-on-green, and dual-input muxing.
For engineers reviewing the AD9984AKCPZ-140 datasheet, AD9984AKCPZ-140 pinout, AD9984AKCPZ-140 application, or AD9984AKCPZ-140 equivalent, key selection criteria include its 140 MSPS conversion rate, 300 MHz full-power analog bandwidth, 10-bit resolution with ±0.7 LSB DNL (typ), 80-lead LQFP package, and support for 4:4:4/4:2:2/DDR output formats - all critical for high-fidelity video acquisition systems.
Technical Context
The AD9984AKCPZ-140 implements three independent 10-bit ADCs with internal PGA, clamp control, and auto-calibration logic for offset and gain matching across R/G/B channels. Its on-chip PLL accepts tri-level sync (YPbPr) or Hsync (RGB) inputs and generates a stable 10–140 MHz sampling clock with 32-step phase adjustment and low jitter at 140 MSPS.
Digital interface uses I²C (SDA/SCL) for register configuration, supports dual analog input muxing per channel (RAIN0/1, GAIN0/1, BAIN0/1), and delivers CMOS outputs (RED[9:0], GREEN[9:0], BLUE[9:0]) with programmable drive strength and 1.8–3.3 V VDD compatibility. Sync processing includes odd/even field detection, regenerated HSOUT/VSOUT, and SOGOUT slicer output with configurable source selection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 10-bit - Enables 1024-level grayscale fidelity for professional video digitization. |
| Max Conversion Rate | 140 MSPS - Supports pixel clocks up to 140 MHz, covering 1080p60 and UXGA@60Hz. |
| Analog Bandwidth | 300 MHz full power - Preserves signal integrity for fast-rising video edges without attenuation. |
| Differential Nonlinearity | ±0.7 LSB (typ) - Ensures monotonicity and minimal code-width variation in digitized video data. |
| Input Voltage Range | 0.5–1.0 V p-p - Matches standard RGB/YPbPr signal levels with ac-coupled input support. |
| Power Dissipation | 740 mW (typ) - Optimized for thermal management in compact display interface PCBs. |
| Supply Voltages | VD = 1.8 V, VDD = 1.8–3.3 V, PVD = 1.8 V, DAVDD = 1.8 V - Enables flexible rail partitioning for noise isolation. |
Pinout & Package
AD9984AKCPZ-140 is housed in an 80-lead Pb-free low-profile quad flat package (LQFP), thermally rated at θJA = 35°C/W. The package supports standard surface-mount reflow and provides dedicated power/ground segregation for analog (VD), digital output (VDD), PLL (PVD), and logic (DAVDD) domains.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RAIN0, RAIN1 | Red channel analog input (dual mux) | Accepts 0.5–1.0 V p-p ac-coupled RGB signals; enables source switching without external mux. |
| GAIN0, GAIN1 | Green channel analog input (dual mux) | Same electrical specs as RAINx; supports independent timing or identical signal routing. |
| BAIN0, BAIN1 | Blue channel analog input (dual mux) | High-impedance inputs with internal clamp reference; compatible with DVI-I or VGA front-end. |
| HSYNC0/1, VSYNC0/1 | Sync timing inputs | 3.3 V CMOS-compatible; Schmitt-triggered for noise immunity; polarity programmable via registers. |
| RED[9:0], GREEN[9:0], BLUE[9:0] | Parallel digital video outputs | 10-bit CMOS outputs with fixed delay relative to DATACK; MSB-aligned, 3-state capable. |
| DATACK, HSOUT, VSOUT/A0 | Timing and control outputs | DATACK is phase-aligned with data; HSOUT is reconstructed Hsync; VSOUT/A0 is dual-function (Vsync or I²C address). |
| SDA, SCL | I²C serial interface | 100 kHz max clock; supports configuration of gain, offset, PLL, sync processing, and output formatting. |
| PWRDN | Hardware power-down control | Active-high CMOS input; enables <10 mA standby current when asserted. |
Key Features
| Feature | Design Value |
|---|---|
| Triple 10-bit ADC with PGA | Enables simultaneous digitization of RGB or YPbPr components with independent gain/offset tuning per channel. |
| Auto-offset and auto-gain matching | Calibrates DC level and amplitude mismatches between R/G/B paths in real time, eliminating manual trim. |
| Programmable output drive strength | Reduces EMI and signal integrity issues on long traces by adjusting slew rate and current drive per output bank. |
| Sync-on-green (SOG) slicer with 8 mV threshold steps | Extracts embedded sync from green channel with precise, software-adjustable hysteresis for robust composite sync recovery. |
| Internal PLL with coast mode and 32-step phase adjust | Maintains stable pixel clock during vertical blanking intervals and allows fine-grained sampling point alignment. |
| 4:4:4 / 4:2:2 / DDR output format modes | Supports legacy and modern display pipelines - including YUV subsampling and double-data-rate transmission. |
Applications
| Advanced TV Input Processing | HDTV Capture Card |
|---|---|
Use Scenario: Digitizing analog RGBHV or YPbPr inputs from set-top boxes or gaming consoles into HDMI or LVDS display controllers. IC Role / Device Role / Timing Role: Primary video ADC capturing pixel data at up to 140 MSPS while regenerating synchronized HSOUT/VSOUT for downstream timing. Use Value: Eliminates need for external sync separators and clamping circuits; auto-calibration ensures consistent color balance across input sources. |
Use Scenario: High-resolution video acquisition in broadcast-grade PCIe capture cards supporting 1080p60 and UXGA. IC Role / Device Role / Timing Role: Triple-channel digitizer with programmable DATACK phase alignment to meet tight setup/hold requirements of FPGA-based frame buffers. Use Value: 300 MHz analog bandwidth preserves edge fidelity; 10-bit resolution avoids posterization in gradient-rich content. |
| LCD Monitor Video Interface | Plasma Display Panel Controller |
Use Scenario: Front-end digitization in commercial LCD monitors accepting VGA or component video inputs. IC Role / Device Role / Timing Role: Analog interface IC providing calibrated RGB data, regenerated syncs, and SOG processing for panel timing controller (TCON). Use Value: Integrated clamp and auto-offset reduce dependency on precision external components; 80-lead LQFP simplifies layout in space-constrained monitor PCBs. |
Use Scenario: Signal conditioning and digitization in plasma display modules requiring robust sync handling and wide dynamic range. IC Role / Device Role / Timing Role: High-speed ADC subsystem managing dual-input muxing (e.g., for redundant video paths) and field-aware timing (O/E FIELD output). Use Value: Odd/even field detection enables interlaced-to-progressive conversion; low PLL jitter (<1 ps RMS) prevents visible line flicker. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar video analog-to-digital conversion applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9984AKSTZ-140 | Same core functionality and spec; differs only in package (64-lead LFCSP vs. 80-lead LQFP) | LFCSP offers smaller footprint and better thermal performance but requires finer-pitch assembly | Select AD9984AKSTZ-140 for space-constrained designs with advanced assembly capability; AD9984AKCPZ-140 for standard LQFP reflow compatibility. |
| AD9983AKCPZ | 10-bit, 110 MSPS max rate; no SOG processing; lacks dual-input mux and DDR output mode | Suitable for lower-resolution displays (e.g., WXGA) without embedded sync or multi-source switching needs | Choose AD9983AKCPZ only when 140 MSPS, SOG, or dual-mux features are unnecessary - not a drop-in replacement. |
Compared with AD9984AKCPZ-140, the AD9984AKSTZ-140 offers identical electrical performance in a smaller LFCSP package, while the AD9983AKCPZ reduces cost and complexity at the expense of maximum pixel rate, sync flexibility, and feature depth - making it suitable only for less demanding video acquisition roles.
Availability
AD9984AKCPZ-140 is available at Aetrix Electronics and suitable for advanced TV input processing, HDTV capture cards, LCD monitor video interfaces, and plasma display panel controllers requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for AD9984AKCPZ-140 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with design and manufacturing expertise spanning over five decades.
The AD9984A product line was developed specifically for high-fidelity video digitization in consumer and professional display systems, emphasizing integrated sync processing, auto-calibration, and robust analog front-end architecture for RGB/YPbPr signal chains.
FAQ
What is the maximum pixel clock frequency supported by the AD9984AKCPZ-140?
The AD9984AKCPZ-140 supports a maximum conversion rate of 140 MSPS, enabling pixel clock frequencies up to 140 MHz. This covers all HDTV standards up to 1080p60 and graphics resolutions such as UXGA (1600 × 1200 @ 60 Hz). The on-chip PLL generates this clock from Hsync or tri-level sync inputs, with 32-step phase adjustment for precise sampling point control. The AD9984AKCPZ-140 maintains timing alignment between DATACK, HSOUT, and parallel video outputs across the full rate range.
Does the AD9984AKCPZ-140 support sync-on-green (SOG) processing?
Yes, the AD9984AKCPZ-140 includes dedicated SOGIN0/SOGIN1 inputs and an internal high-speed comparator with programmable 8 mV threshold steps (8–256 mV above negative peak). It outputs processed sync via SOGOUT, configurable to pass raw SOGIN, filtered Hsync, or regenerated Hsync. This enables reliable composite sync extraction from green-channel-embedded signals - a key requirement for legacy VGA and RGBHV sources. The AD9984AKCPZ-140 also supports automatic polarity detection and filtering to suppress noise-induced false triggers.
How does auto-offset and auto-gain matching work in the AD9984AKCPZ-140?
The AD9984AKCPZ-140 performs auto-offset calibration by measuring DC reference levels during blanking intervals and adjusting each channel's baseline to restore signal fidelity. Auto-gain matching compares amplitude responses across R/G/B paths and applies digital correction to minimize channel-to-channel mismatch - typically reducing gain error to <1% FS. Both functions are enabled via serial register control and operate without external components. These calibrations ensure consistent color reproduction in the AD9984AKCPZ-140 across temperature and supply variations, eliminating manual trimming in production.
What power supply rails does the AD9984AKCPZ-140 require?
The AD9984AKCPZ-140 requires four independent supply rails: VD = 1.8 V (analog core), VDD = 1.8–3.3 V (digital outputs), PVD = 1.8 V (PLL domain), and DAVDD = 1.8 V (digital logic). Each has specified tolerance (e.g., VD: 1.7–1.9 V) and current draw (e.g., ID = 255 mA typ). Proper decoupling - especially for PVD and VD - is critical to maintain low PLL jitter and ADC SNR. The AD9984AKCPZ-140's segregated supplies enable noise isolation between sensitive analog and high-speed digital sections.
Is the AD9984AKCPZ-140 pin-compatible with other members of the AD9984A family?
No - the AD9984AKCPZ-140 (80-lead LQFP) is not pin-compatible with the AD9984AKSTZ-140 (64-lead LFCSP), though both share identical functional specifications and register maps. Pin counts, layouts, and thermal pad configurations differ significantly. The AD9984AKCPZ-140 requires the full 80-pin footprint shown in Figure 2 of the datasheet. Substituting packages without board redesign will result in connectivity failure. Always verify mechanical and thermal constraints before selecting between AD9984AKCPZ-140 and AD9984AKSTZ-140.
AD9984AKCPZ-140 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 64-VFQFN Exposed Pad, CSP
- Packaging:
- Tray
- Product Status:
- Obsolete
- Function:
- Interface
- Applications:
- Consumer Video
- Standards:
- -
- Control Interface:
- Serial
- Voltage - Supply:
- 1.8V ~ 3.3V
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 64-LFCSP-VQ (9x9)
AD9984AKCPZ-140 FAQ
1.How can I place an order for AD9984AKCPZ-140 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD9984AKCPZ-140 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD9984AKCPZ-140 reliable?
The price and inventory of AD9984AKCPZ-140 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD9984AKCPZ-140 is usually 5 days.
3.What payment methods are accepted for AD9984AKCPZ-140?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD9984AKCPZ-140 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD9984AKCPZ-140?
AD9984AKCPZ-140 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD9984AKCPZ-140 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD9984AKCPZ-140?
For technical support, including AD9984AKCPZ-140 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD9984AKCPZ-140 requirements.
6.How does Aetrix verify that AD9984AKCPZ-140 is sourced from the original manufacturer or authorized distributors?
All AD9984AKCPZ-140 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD9984AKCPZ-140 meets industry standards.
7.What is the process for return or replacement of AD9984AKCPZ-140?
All AD9984AKCPZ-140 units undergo pre-shipment inspection (PSI). If there is an issue with AD9984AKCPZ-140, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD9984AKCPZ-140 part is unused and in its original packaging.
Return procedure for AD9984AKCPZ-140:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD9984AKCPZ-140 Tags

-
HDMI2C1-6C1
STMicroelectronics

-
ADA4430-1YKSZ-R7
Analog Devices Inc.

-
LM1881MX/NOPB
Texas Instruments

-
SN75DP130SSRGZR
Texas Instruments

-
EQCO30T5.2
Microchip Technology
-
LMH1980MM/NOPB
Texas Instruments

-
EQCO30R5.D
Microchip Technology

-
SII9022ACNU
Lattice Semiconductor Corporation

-
SN65DP159RGZR
Texas Instruments

-
SN65DP159RSBR
Texas Instruments

-
SN65DP141RLJR
Texas Instruments

-
LMH0303SQ/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

