Analog Devices Inc. AD9990BBCZ
- Part No.:
- AD9990BBCZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Sensor and Detector Interfaces
- Package:
- 112-LFBGA, CSPBGA
- Datasheet:
-
AD9990BBCZ.pdf
- Description:
- IC CCD SGNL PROCESSOR 112CSBGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,758
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD9990BBCZ from Analog Devices is a dual-channel, 14-bit CCD signal processor with integrated precision timing core, supporting up to 32 MHz per channel, 24 programmable vertical clocks, and correlated double sampling (CDS) with selectable gains (−3 dB to +6 dB). It delivers 6 dB to 42 dB VGA control, black level clamping, and on-chip 3 V horizontal/RG drivers for digital still camera sensor interfaces.
For engineers reviewing the AD9990BBCZ datasheet, AD9990BBCZ pinout, AD9990BBCZ application, or AD9990BBCZ equivalent, key selection considerations include its 14-bit/32 MHz ADC performance, ~488 ps timing resolution, dual-channel CDS/VGA/ADC signal chain, and 112-ball CSP_BGA package compatibility with high-density imaging PCB layouts.
Technical Context
The AD9990BBCZ integrates two independent analog front ends-each with CDS, 10-bit VGA, black level clamp, and 14-bit ADC-synchronized by a single Precision Timing® core capable of sub-nanosecond clock edge adjustment (~488 ps at 32 MHz). Its timing generator produces 24 vertical clocks, 8 horizontal clocks (H1A–H4A, H1B–H4B), RG_A/B, substrate clock (SUBCK), and gate pulses.
All timing signals are derived from an on-chip sync generator with external sync input support, while internal LDOs provide regulated 1.8 V (core) and 3 V (drivers) supplies. Eight general-purpose outputs (GPO1–GPO8) enable shutter control and system-level coordination without external logic.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 14-bit ADC per channel, enabling high dynamic range digitization of CCD output signals |
| Max Sampling Rate | 32 MHz per channel, supporting high-speed line-scan or full-frame CCD readout |
| CDS Gain Options | −3 dB, 0 dB, +3 dB, +6 dB-configurable noise suppression and signal scaling per channel |
| VGA Range | 6 dB to 42 dB in 10-bit steps, allowing fine analog gain control before digitization |
| Timing Resolution | ~488 ps at 32 MHz, permitting precise sub-pixel clock alignment for advanced CCD architectures |
| Vertical Clocks | 24 programmable outputs (XV1–XV24), supporting multi-phase, interline, or frame-transfer CCD drive schemes |
| Package | 112-ball CSP_BGA, 8 mm × 8 mm, 0.65 mm pitch-optimized for compact, low-inductance imaging module layouts |
Pinout & Package
AD9990BBCZ is housed in an 112-ball CSP_BGA package (8 mm × 8 mm, 0.65 mm pitch) with thermal pad exposed on underside. Pin functions are defined per Analog Devices AD9990 Rev. SpB datasheet Figure 1 and Pin Configuration table (Pages 17–19).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CCDIN_A / CCDIN_B | Analog Input (Dual Channel) | Differential CCD signal inputs for independent A/B channel processing paths |
| DOUT | Parallel Digital Output | 14-bit multiplexed data bus delivering digitized samples from either channel |
| XV1–XV24 | Vertical Clock Outputs | 24 individually programmable CMOS outputs for CCD vertical register control |
| H1A–H4A / H1B–H4B | Horizontal Clock Outputs | 8 dedicated CMOS drivers for horizontal shift register timing per channel |
| RG_A / RG_B | Reset Gate Outputs | High-current, low-jitter reset gate drivers synchronized to pixel clock domain |
| GPO1–GPO8 | General-Purpose Outputs | Configurable CMOS outputs for mechanical shutter control, LED flash sync, or system handshaking |
| SCK / SDATA / SL | Serial Interface | 3-wire SPI-compatible interface for register configuration and timing parameter loading |
Key Features
| Feature | Design Value |
|---|---|
| Dual-Channel Analog Front End | Independent CDS, VGA, clamp, and 14-bit ADC per channel-enables simultaneous dual-output CCD readout without interleaving latency |
| Precision Timing® Core | ~488 ps clock edge resolution supports pixel-accurate timing for high-resolution interline CCDs with complex vertical drive sequences |
| On-Chip Horizontal/RG Drivers | Integrated 3 V CMOS drivers eliminate need for external level-shifting buffers, reducing BOM count and layout area |
| Internal LDO Regulation | Dedicated 1.8 V (core) and 3 V (driver) LDOs simplify power design and improve supply rejection for noise-sensitive analog signal chains |
| Black Level Clamp Control | Programmable clamp level per channel enables adaptive dark current compensation across temperature and exposure conditions |
Applications
| Digital Still Camera Sensor Interface | High-Resolution Interline CCD Readout |
|---|---|
Use Scenario: Full-frame or interline CCD sensor readout in DSLR or mirrorless camera modules requiring dual-channel parallel digitization. IC Role / Device Role / Timing Role: Dual-channel analog front end + precision timing generator managing all CCD clocks (RG, H, V, SUBCK) and digitizing outputs. Use Value: 14-bit/32 MHz ADC resolution and ~488 ps timing resolution enable >12 ENOB and sub-pixel clock alignment for <5 µm pixel pitches. | Use Scenario: High-speed line-scan or area-scan industrial inspection systems using advanced multi-tap CCDs with >20 vertical phases. IC Role / Device Role / Timing Role: Timing generator producing 24 programmable XV outputs and dual-channel signal conditioning for multi-tap synchronization. Use Value: 24 independently configurable vertical clocks allow custom drive waveforms for non-standard CCD architectures without FPGA intervention. |
| Professional Imaging Module Design | Embedded Scientific CCD Acquisition |
Use Scenario: Compact, thermally constrained imaging modules for medical endoscopy or broadcast cameras where board space and EMI are critical. IC Role / Device Role / Timing Role: Integrated 3 V horizontal/RG drivers and on-chip LDOs reduce external component count and improve analog signal integrity. Use Value: Eliminates 6+ external drivers and regulators, shrinking footprint by ≥35% and lowering radiated emissions from clock distribution traces. | Use Scenario: Low-power, long-exposure CCD acquisition in portable spectroscopy or astronomy sensors operating from −25°C to +85°C. IC Role / Device Role / Timing Role: Black level clamp with variable level control and CDS gain options compensate for thermal drift and dark current accumulation. Use Value: Programmable clamp level and −3 dB to +6 dB CDS gain maintain consistent baseline stability over wide temperature ranges and exposure times. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar CCD signal processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9991BBCZ | Single-channel version with identical timing core, 14-bit/32 MHz ADC, and same 112-ball CSP_BGA package | Targeted at cost-sensitive or lower-bandwidth single-output CCD designs; lacks second analog path and half the vertical clock outputs | Select AD9991BBCZ when only one CCD channel is required and board space or BOM cost must be minimized |
| TDC1000YFFT | TI ultrasonic AFE with 12-bit SAR ADC, no CCD-specific timing generator or CDS; different architecture and signal chain | Designed for time-of-flight ultrasonic sensing-not compatible with CCD biasing, clocking, or analog signal structure | Not a functional substitute; consider only if migrating to non-CCD image sensor modalities with different signal requirements |
Compared with AD9990BBCZ, AD9991BBCZ offers identical timing precision and ADC performance in a single-channel form factor, while TDC1000YFFT serves a fundamentally different transducer domain and lacks CCD-specific circuitry-making AD9991BBCZ the only viable alternative for channel-reduced CCD systems.
Availability
AD9990BBCZ is available at Aetrix Electronics and suitable for digital still camera modules, industrial inspection systems, and scientific CCD acquisition equipment requiring stable component supply, long-lifecycle support, and guaranteed traceability.
Supply support for AD9990BBCZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD9990BBCZ belongs to Analog Devices' CCD Signal Processor product line, engineered specifically for high-fidelity, low-noise digitization and precise clock generation in professional and industrial CCD-based imaging systems.
FAQ
What is the maximum supported CCD clock frequency for AD9990BBCZ?
The AD9990BBCZ supports up to 32 MHz per channel for analog-to-digital conversion and timing generation. Its Precision Timing® core maintains ~488 ps resolution at this rate, enabling accurate edge placement for high-speed CCD pixel clocks. The 32 MHz limit applies to both the ADC sampling clock and the highest-frequency timing outputs such as RG and H-clocks. Exceeding this frequency may compromise CDS accuracy and timing jitter performance in the AD9990BBCZ.
Does AD9990BBCZ include on-chip voltage regulation?
Yes, AD9990BBCZ integrates two dedicated LDO regulators: one providing a stable 1.8 V supply for the digital core and analog circuitry, and another delivering 3 V for horizontal and RG drivers. These on-chip LDOs reduce external power components, improve PSRR for noise-sensitive analog sections, and simplify layout-eliminating the need for discrete 1.8 V and 3 V regulators in most implementations of AD9990BBCZ.
How many vertical clock outputs does AD9990BBCZ provide, and are they independently programmable?
AD9990BBCZ provides 24 vertical clock outputs labeled XV1 through XV24. Each is fully programmable in terms of pulse width, delay, polarity, and sequence via internal registers accessed over the 3-wire serial interface. This allows customized drive waveforms for advanced interline or frame-transfer CCDs-supporting complex multi-phase vertical transfer schemes not possible with fixed-function timing generators in the AD9990BBCZ.
What is the function of the GPO pins on AD9990BBCZ?
The AD9990BBCZ includes eight general-purpose outputs (GPO1–GPO8), each configurable as push-pull or open-drain with programmable polarity and timing relative to internal events. They are commonly used for mechanical shutter control, LED flash synchronization, sensor reset coordination, or system-level handshaking-offering flexible, software-defined I/O without requiring external GPIO expanders in designs based on AD9990BBCZ.
Is AD9990BBCZ pin-compatible with any other Analog Devices CCD processors?
No, AD9990BBCZ is not pin-compatible with other Analog Devices CCD processors. While AD9991BBCZ shares the same 112-ball CSP_BGA package footprint, its pin assignments differ significantly-particularly for analog inputs, clock outputs, and power domains. Board-level reuse between AD9990BBCZ and AD9991BBCZ requires redesign. Always verify pin mapping against the respective Rev. SpB datasheets before migration or substitution involving AD9990BBCZ.
AD9990BBCZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Package/Case:
- 112-LFBGA, CSPBGA
- Series:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- CCD Signal Processor, 14-Bit
- Input Type:
- -
- Output Type:
- -
- Current - Supply:
- -
- Operating Temperature:
- -25°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 112-CSPBGA (8x8)
AD9990BBCZ FAQ
1.How can I place an order for AD9990BBCZ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD9990BBCZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD9990BBCZ reliable?
The price and inventory of AD9990BBCZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD9990BBCZ is usually 5 days.
3.What payment methods are accepted for AD9990BBCZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD9990BBCZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD9990BBCZ?
AD9990BBCZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD9990BBCZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD9990BBCZ?
For technical support, including AD9990BBCZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD9990BBCZ requirements.
6.How does Aetrix verify that AD9990BBCZ is sourced from the original manufacturer or authorized distributors?
All AD9990BBCZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD9990BBCZ meets industry standards.
7.What is the process for return or replacement of AD9990BBCZ?
All AD9990BBCZ units undergo pre-shipment inspection (PSI). If there is an issue with AD9990BBCZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD9990BBCZ part is unused and in its original packaging.
Return procedure for AD9990BBCZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD9990BBCZ Tags

-
RE46C100S8TF
Microchip Technology

-
XTR111AIDRCR
Texas Instruments

-
XTR111AIDGQR
Texas Instruments
-
XTR117AIDGKR
Texas Instruments

-
XTR111AIDGQT
Texas Instruments

-
XTR115UA/2K5
Texas Instruments

-
MAX14626ETT+T
Analog Devices Inc./Maxim Integrated

-
XTR116UA/2K5
Texas Instruments

-
XTR115U/2K5
Texas Instruments

-
XTR116U/2K5
Texas Instruments
-
PGA308AIDGSR
Texas Instruments

-
XTR300AIRGWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

