Analog Devices Inc. ADA4637-1ACPZ-R2
- Part No.:
- ADA4637-1ACPZ-R2
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-WFDFN Exposed Pad, CSP
- Datasheet:
-
ADA4637-1ACPZ-R2.pdf
- Description:
- IC OPAMP JFET 1 CIRCUIT 8LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:164
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADA4637-1ACPZ-R2 from Analog Devices is a 30 V, decompensated JFET-input operational amplifier optimized for high-speed precision applications requiring ultra-low noise (6.1 nV/√Hz at 1 kHz), very low input bias current (5 pA max), and high slew rate (170 V/μs). It operates on ±5 V to ±15 V dual supplies and is stable at noise gain ≥5 - used in photodiode amplifiers, DAC output stages, and phase-locked loop filters where dc accuracy and wide bandwidth must coexist.
For engineers reviewing the ADA4637-1ACPZ-R2 datasheet, ADA4637-1ACPZ-R2 pinout, ADA4637-1ACPZ-R2 application, or ADA4637-1ACPZ-R2 equivalent, key selection criteria include its 79 MHz gain bandwidth, 170 V/μs slew rate, 1 μV/°C offset drift, −40°C to +125°C extended temperature rating, and LFCSP package thermal performance - all critical for high-fidelity signal conditioning in instrumentation and medical systems.
Technical Context
The ADA4637-1ACPZ-R2 is a decompensated variant of the ADA4627-1, requiring minimum noise gain of 5 for stability - unlike unity-gain-stable predecessors. Its JFET input stage delivers 5 pA max input bias current and 6.1 nV/√Hz voltage noise at 1 kHz, enabling high-impedance sensor interfacing without significant current-induced error or Johnson noise degradation.
It features 120 dB typical open-loop gain, 116 dB CMRR, and 112 dB PSRR - preserving signal integrity in noisy industrial environments. The device supports rail-compatible input voltage range (−10.5 V to +10.5 V at full temperature range) and delivers ±45 mA output drive into 1 kΩ loads, with 300 ns settling time to 0.01% for 10 V steps at AV = −4.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Bandwidth Product | 79 MHz - enables stable closed-loop operation up to 10 MHz at AV = 10, supporting high-frequency precision filtering and active equalization. |
| Slew Rate | 170 V/μs - ensures distortion-free amplification of fast-rising signals (e.g., DAC transients or pulse-shaped sensor outputs) without slewing-induced THD. |
| Voltage Noise Density | 6.1 nV/√Hz at 1 kHz - minimizes added noise in low-level analog front-ends, especially critical in photodiode and strain gauge amplifiers. |
| Input Bias Current | 5 pA maximum - preserves signal fidelity in ultra-high-impedance circuits (e.g., >1 GΩ feedback networks) without significant DC error or drift. |
| Offset Voltage Drift | 1 μV/°C typical - guarantees <100 μV total offset variation over −40°C to +125°C, essential for uncalibrated embedded instrumentation. |
| Supply Range | ±5 V to ±15 V (30 V total) - supports industrial and test equipment rails while maintaining low-noise performance across full voltage range. |
| Operating Temperature | −40°C to +125°C - qualified for under-hood automotive sensors, downhole tools, and industrial PLC I/O modules without derating. |
Pinout & Package
ADA4637-1ACPZ-R2 is housed in an 8-lead LFCSP_VD (CP-8-13) package with exposed pad, measuring 3 mm × 3 mm × 0.85 mm. Thermal resistance θJA = 77°C/W (with exposed pad soldered to PCB copper plane), enabling high-power-density designs without forced airflow.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - NC | No Connect | Internally unused; must remain floating or grounded per layout best practice - no routing or loading permitted. |
| 2 - –IN | Inverting Input | High-impedance JFET node; guard ring required to prevent leakage paths (>100 MΩ contamination can inject >10 pA error). |
| 3 - +IN | Noninverting Input | Matched to –IN for CMRR; requires symmetrical layout and guarding to maintain >116 dB common-mode rejection. |
| 4 - V– | Negative Supply Rail | Primary return path for bias current and output sink; exposed pad must be connected to V– for optimal thermal and EMI performance. |
| 5 - NC | No Connect | Unused terminal; leave unconnected - not a thermal pad tie point. |
| 6 - OUT | Amplifier Output | Capable of ±45 mA drive; requires local 0.01 μF ceramic + 1 μF bulk bypass within 3 mm to sustain 170 V/μs slew without oscillation. |
| 7 - V+ | Positive Supply Rail | Accepts up to +15 V; supply rejection remains >103 dB up to 100 kHz, critical for mixed-signal board noise immunity. |
| 8 - NC | No Connect | Not bonded; no electrical function - avoid routing or vias beneath this pad. |
Key Features
| Feature | Design Value |
|---|---|
| Decompensated architecture | Stable only at noise gain ≥5 - enables 79 MHz GBW and 170 V/μs slew rate while avoiding unity-gain peaking or instability in high-gain precision stages. |
| JFET input stage | Delivers 5 pA max input bias current and 6.1 nV/√Hz voltage noise - ideal for photodiode transimpedance amplifiers and high-Z sensor buffers. |
| Extended temperature operation | Specified from −40°C to +125°C with guaranteed 1 μV/°C offset drift - eliminates need for system-level calibration in harsh-environment deployments. |
| No output phase reversal | Remains stable and monotonic even when inputs exceed rails by ≤0.3 V - prevents catastrophic control-loop faults in closed-loop systems like PLLs or servo drivers. |
| Low 0.1 Hz–10 Hz noise | 0.7 µV p-p - enables high-resolution DC-coupled measurements in weigh scales, thermopile interfaces, and medical bio-amplifiers. |
Applications
| Photodiode Amplifier | DAC Output Amplifier |
|---|---|
|
Use Scenario: Amplifying low-current output (pA–nA) from silicon photodiodes in spectrophotometers and laser power meters. IC Role / Device Role / Timing Role: Transimpedance amplifier (TIA) with >1 GΩ feedback resistor, leveraging 5 pA max input bias current and 6.1 nV/√Hz noise floor. Use Value: Enables sub-picoamp resolution without TIA output saturation or excessive 1/f noise - directly improving optical measurement SNR by >15 dB vs. bipolar-input alternatives. |
Use Scenario: Buffering and level-shifting high-speed DAC outputs (e.g., AD9164) in RF waveform generators and arbitrary signal sources. IC Role / Device Role / Timing Role: Precision output driver with 170 V/μs slew rate and 79 MHz GBW, driving 50 Ω or 1 kΩ loads with minimal settling error. Use Value: Achieves 300 ns settling to 0.01% for 10 V steps, reducing waveform distortion and enabling >10 MSPS update rates in closed-loop test systems. |
| Phase-Locked Loop Filter | Precision Instrumentation Amplifier |
|
Use Scenario: Implementing active loop filters in frequency synthesizers for wireless base stations and satellite modems. IC Role / Device Role / Timing Role: High-DC-gain integrator in third-order charge-pump PLLs, using low drift (1 μV/°C) and low noise to minimize reference spurs. Use Value: Reduces integrated phase noise by 3–5 dB over temperature due to stable offset and CMRR >116 dB - improving EVM in 5G NR transceivers. |
Use Scenario: Front-end gain stage for load cells and strain gauges in industrial weighing systems and structural health monitoring. IC Role / Device Role / Timing Role: Low-drift, low-noise noninverting amplifier with matched input resistors and guarded traces to preserve >120 dB dynamic range. Use Value: Delivers <100 ppm linearity error over −40°C to +85°C without auto-zero circuitry - cutting BOM cost vs. chopper-stabilized alternatives. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed precision op amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADA4627-1ACPZ-R2 | Unity-gain stable; 19 MHz GBW, 82 V/μs slew rate, same pinout and package. | Preferred for AV = 1–4 configurations (e.g., voltage followers, low-gain buffers) where ADA4637-1ACPZ-R2 is unstable. | Select ADA4627-1ACPZ-R2 when gain <5 is required or when design flexibility across multiple gain settings is needed. |
| OPA828IDBVR | FET-input, 45 MHz GBW, 45 V/μs slew, 5.8 nV/√Hz noise, but only rated to +105°C. | Limited to commercial/industrial ambient environments; lacks extended temp qualification and same level of CMRR/PSRR. | Choose OPA828IDBVR for cost-sensitive, lower-bandwidth (<20 MHz) applications where −40°C to +125°C operation is not mandatory. |
Compared with ADA4627-1ACPZ-R2 and OPA828IDBVR, ADA4637-1ACPZ-R2 uniquely combines 79 MHz bandwidth, 170 V/μs slew, and full −40°C to +125°C qualification - making it the only option for high-gain, high-speed precision signal chains in automotive, aerospace, and energy infrastructure systems.
Availability
ADA4637-1ACPZ-R2 is available at Aetrix Electronics and suitable for photodiode amplification, DAC output buffering, and phase-locked loop filter applications requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for ADA4637-1ACPZ-R2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with R&D and manufacturing operations worldwide.
The ADA4637-1ACPZ-R2 belongs to Analog Devices' high-speed precision op amp family, engineered specifically for applications demanding simultaneous excellence in dc accuracy (low VOS, low drift), ac performance (high GBW, high slew), and ruggedness (extended temperature, high PSRR/CMRR).
FAQ
What is the minimum stable gain for ADA4637-1ACPZ-R2?
The ADA4637-1ACPZ-R2 is decompensated and requires a minimum noise gain of 5 for stable operation. This means it is not unity-gain stable; configurations with AV = 1–4 risk oscillation or peaking. For AV < 5, use the pin-compatible ADA4627-1ACPZ-R2 instead. Stability is verified per Figure 36 and Figure 41 in the Rev. F datasheet, showing 85° phase margin at AV = −4 and AV = +5.
Does ADA4637-1ACPZ-R2 have offset adjust pins?
No - the ADA4637-1ACPZ-R2 in the LFCSP package (ACPZ) does not include offset adjust pins. Only the SOIC_N variants (e.g., ADA4637-1ARZ) feature pins 1 and 5 designated for external nulling. The LFCSP version relies on laser-trimmed thin-film resistors for <200 μV max offset and 1 μV/°C drift, eliminating need for manual adjustment in most precision applications.
What is the recommended power supply bypassing for ADA4637-1ACPZ-R2?
Each supply rail (V+ and V−) of the ADA4637-1ACPZ-R2 must be bypassed within 3 mm using a 0.01 μF X7R ceramic capacitor in parallel with a 1 μF tantalum or aluminum electrolytic capacitor. The ceramic cap must be placed closest to the pins. The exposed pad must be soldered to the V− plane to ensure θJA = 77°C/W and suppress ground bounce during 170 V/μs slewing events.
Can ADA4637-1ACPZ-R2 drive capacitive loads?
Yes - the ADA4637-1ACPZ-R2 can drive moderate capacitive loads (≤100 pF) directly, as confirmed in Figure 24 and Figure 43 of the datasheet. For larger loads (e.g., >200 pF), isolate with a series resistor (20–100 Ω) placed close to the output pin. Avoid using the amplifier in unity-gain follower mode with heavy capacitive loads, as its decompensated topology increases sensitivity to phase margin loss.
Is ADA4637-1ACPZ-R2 suitable for single-supply operation?
No - the ADA4637-1ACPZ-R2 is specified exclusively for dual-supply operation from ±5 V to ±15 V (30 V total). It lacks rail-to-rail input or output capability, and its input voltage range is limited to (V−) + 1.5 V to (V+) − 1.5 V. Single-supply applications require level-shifting circuitry or alternative amplifiers such as the ADA4898-1 or AD8676.
ADA4637-1ACPZ-R2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-WFDFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- J-FET
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- 170V/µs
- Gain Bandwidth Product:
- 79.9 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 1 pA
- Voltage - Input Offset:
- 120 µV
- Current - Supply:
- 7mA
- Current - Output / Channel:
- 45 mA
- Voltage - Supply Span (Min):
- 10 V
- Voltage - Supply Span (Max):
- 30 V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-LFCSP (3x3)
ADA4637-1ACPZ-R2 FAQ
1.How can I place an order for ADA4637-1ACPZ-R2 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADA4637-1ACPZ-R2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADA4637-1ACPZ-R2 reliable?
The price and inventory of ADA4637-1ACPZ-R2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADA4637-1ACPZ-R2 is usually 5 days.
3.What payment methods are accepted for ADA4637-1ACPZ-R2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADA4637-1ACPZ-R2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADA4637-1ACPZ-R2?
ADA4637-1ACPZ-R2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADA4637-1ACPZ-R2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADA4637-1ACPZ-R2?
For technical support, including ADA4637-1ACPZ-R2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADA4637-1ACPZ-R2 requirements.
6.How does Aetrix verify that ADA4637-1ACPZ-R2 is sourced from the original manufacturer or authorized distributors?
All ADA4637-1ACPZ-R2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADA4637-1ACPZ-R2 meets industry standards.
7.What is the process for return or replacement of ADA4637-1ACPZ-R2?
All ADA4637-1ACPZ-R2 units undergo pre-shipment inspection (PSI). If there is an issue with ADA4637-1ACPZ-R2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADA4637-1ACPZ-R2 part is unused and in its original packaging.
Return procedure for ADA4637-1ACPZ-R2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADA4637-1ACPZ-R2 Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

