Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Linear > Instrumentation, Op Amps, Buffer Amps

Analog Devices Inc. ADA4807-2ACPZ-R2

Name: ADA4807-2ACPZ-R2
Brand: Analog Devices Inc.
SKU: ADA4807-2ACPZ-R2
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: ADA4807-2ACPZ-R2

Manufacturer:: Analog Devices Inc.

Category:: Instrumentation, Op Amps, Buffer Amps

Package:: 10-VFDFN Exposed Pad, CSP

Datasheet:: ADA4807-2ACPZ-R2.pdf

Description:: IC OPAMP VFB 2 CIRCUIT 10LFCSP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,638

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

ADA4807-2ACPZ-R2 from Analog Devices is a dual, rail-to-rail input/output voltage feedback amplifier optimized for high-resolution ADC driving and precision signal conditioning. It delivers 180 MHz −3 dB bandwidth (G = +1), 225 V/μs slew rate, 3.1 nV/√Hz input voltage noise at 100 kHz, and 1.0 mA quiescent current per amplifier at ±5 V - enabling low-power, high-fidelity analog front-ends in data acquisition and portable instrumentation.

For engineers reviewing the ADA4807-2ACPZ-R2 datasheet, ADA4807-2ACPZ-R2 pinout, ADA4807-2ACPZ-R2 application, or ADA4807-2ACPZ-R2 equivalent, key selection criteria include its dual-channel architecture with independent disable pins, 10-lead LFCSP package (3 mm × 3 mm), −40°C to +125°C operation, and verified performance driving 16-/18-bit SAR and 24-bit Δ-Σ ADCs with <47 ns settling to 0.1%.

Technical Context

The ADA4807-2ACPZ-R2 implements a voltage-feedback topology with fully differential input stage and rail-to-rail output stage, supporting single-supply (2.7 V to 11 V) and split-supply (±2.5 V to ±5 V) operation. Its internal disable circuitry provides active-low power-down control per channel (DISABLE1/DISABLE2), reducing quiescent current to ≤2.0 μA per amplifier when disabled.

It features low 1/f noise corners (29 Hz voltage, 2 kHz current), high open-loop gain (130 dB typ.), and robust capacitive load drive capability (≤30% overshoot with 15 pF). The amplifier maintains dc precision across temperature: ±125 μV max input offset voltage and 3.7 μV/°C drift over −40°C to +125°C.

Key Specifications

Parameter	Value and Actual Design Meaning
−3 dB Bandwidth	180 MHz at G = +1, 20 mV_p-p - supports wideband signal conditioning up to ~100 MHz closed-loop applications.
Slew Rate	225 V/μs (rise), 250 V/μs (fall) - enables fast transient response for multiplexed ADC inputs without slewing distortion.
Input Voltage Noise	3.1 nV/√Hz at 100 kHz - lowest among industry high-speed RRO amplifiers, critical for preserving SNR in precision ADC drivers.
Quiescent Current	1.0 mA per amplifier at ±5 V - enables dual-channel high-speed operation within tight power budgets (e.g., battery-powered DAQ).
Settling Time	47 ns to 0.1% for 4 V step - ensures accurate sampling of fast-switching multiplexed sensor or reference signals.
Input Offset Voltage	±125 μV max (−40°C to +125°C) - minimizes dc error accumulation in precision gain stages and filter chains.
Supply Range	2.7 V to 11 V single or ±2.5 V to ±5 V dual - supports direct interfacing with 3.3 V, 5 V, and industrial ±5 V systems.

Pinout & Package

ADA4807-2ACPZ-R2 is housed in a compact 10-lead LFCSP (3 mm × 3 mm, 0.8 mm height) with exposed pad. This thermally enhanced package delivers θ_JA = 51°C/W on a 4-layer board, enabling stable operation at full spec under industrial temperature extremes.

Pin/Terminal	Circuit Role	Design Meaning
1 VOUT1	Amplifier 1 Output	Rail-to-rail sourcing/sinking output capable of ±60 mA linear drive into 1 kΩ load.
2 −IN1	Inverting Input 1	Differential input node with 35 kΩ input resistance and 1 pF capacitance - requires matched trace routing for optimal CMRR.
3 +IN1	Noninverting Input 1	High-impedance input (45 MΩ common-mode resistance) with rail-to-rail common-mode range (−VS − 0.2 V to +VS + 0.2 V).
4 −VS	Negative Supply	Accepts ground or negative rail; must be bypassed locally with ≥1 μF ceramic capacitor.
5 DISABLE1	Channel 1 Power-Down Control	Active-low logic input; <1.3 V disables Amp1 (I_Q ≤ 4.0 μA), >1.7 V enables (I_Q = 1.1 mA typ.).
6 DISABLE2	Channel 2 Power-Down Control	Independent active-low control for Amp2; enables selective channel shutdown in multi-channel systems.
7 +IN2	Noninverting Input 2	Identical specs to +IN1; supports dual-sensor or dual-path signal conditioning without cross-talk penalty.
8 −IN2	Inverting Input 2	Matched to −IN1; differential pair layout symmetry critical for maintaining >110 dB CMRR across both channels.
9 VOUT2	Amplifier 2 Output	Electrically identical to VOUT1; supports independent loading and feedback networks per channel.
10 +VS	Positive Supply	Accepts positive rail up to +11 V; exposed pad (EPAD) may be connected to ground, power plane, or left floating.

Key Features

Feature	Design Value
Rail-to-rail I/O	Input common-mode range extends 0.2 V beyond rails; output swings to within 40 mV of rails at 1 kΩ - maximizes dynamic range in low-voltage systems.
Dynamic power scaling	Quiescent current scales with supply: 1.0 mA at ±5 V, 1.0 mA at +5 V, 0.915 mA at +3 V - preserves speed while minimizing power at lower voltages.
Low 1/f noise corner	29 Hz voltage noise corner and 2 kHz current noise corner - reduces low-frequency drift in precision integrators and sensor interfaces.
Fast disable timing	1.3 μs turn-on / 340 ns turn-off per channel - enables burst-mode operation and rapid power cycling in energy-constrained systems.
Industrial temperature range	Specified from −40°C to +125°C with no derating - suitable for automotive engine control, industrial PLCs, and outdoor instrumentation.

Applications

High-Resolution ADC Driver	Portable Instrumentation
Use Scenario: Driving 18-bit SAR ADC inputs in a handheld multimeter with multiplexed voltage/current ranges. IC Role / Device Role / Timing Role: Precision buffer and level-shifter between sensor front-end and ADC sample-and-hold, providing <47 ns settling and <125 μV offset error. Use Value: Enables full 18-bit ENOB by suppressing amplifier-induced harmonic distortion (HD2/HD3 ≤ −112 dBc at 100 kHz) and noise floor contribution.	Use Scenario: Signal conditioning path in a battery-powered ultrasound probe with dual-channel echo amplification. IC Role / Device Role / Timing Role: Dual-channel low-noise gain stage preceding variable-gain amplifiers and anti-alias filters, operating from +3.3 V supply. Use Value: Delivers 3.1 nV/√Hz noise and 170 MHz bandwidth at 3 V, extending battery life via 1.0 mA per amplifier while preserving time-of-flight resolution.
High-Density Data Acquisition	Audio Signal Conditioning
Use Scenario: Channel-per-amplifier configuration in a 32-channel industrial DAQ module with space-constrained PCB layout. IC Role / Device Role / Timing Role: Dual op-amp per 2-channel ADC pair, leveraging 3 mm × 3 mm LFCSP footprint and independent disable pins for thermal management. Use Value: Reduces board area by 40% vs. SOIC alternatives while enabling per-channel power gating to limit total system dissipation.	Use Scenario: Low-distortion line driver in a professional audio mixer's analog summing stage. IC Role / Device Role / Timing Role: Unity-gain buffer with rail-to-rail output swing, driving 600 Ω loads with −141 dBc HD2 at 1 kHz. Use Value: Maintains THD+N < 0.0001% across 20 Hz–20 kHz, eliminating audible artifacts in critical monitoring paths.

High-Resolution ADC Driver

Portable Instrumentation

Use Scenario: Driving 18-bit SAR ADC inputs in a handheld multimeter with multiplexed voltage/current ranges.

IC Role / Device Role / Timing Role: Precision buffer and level-shifter between sensor front-end and ADC sample-and-hold, providing <47 ns settling and <125 μV offset error.

Use Value: Enables full 18-bit ENOB by suppressing amplifier-induced harmonic distortion (HD2/HD3 ≤ −112 dBc at 100 kHz) and noise floor contribution.

Use Scenario: Signal conditioning path in a battery-powered ultrasound probe with dual-channel echo amplification.

IC Role / Device Role / Timing Role: Dual-channel low-noise gain stage preceding variable-gain amplifiers and anti-alias filters, operating from +3.3 V supply.

Use Value: Delivers 3.1 nV/√Hz noise and 170 MHz bandwidth at 3 V, extending battery life via 1.0 mA per amplifier while preserving time-of-flight resolution.

High-Density Data Acquisition

Audio Signal Conditioning

Use Scenario: Channel-per-amplifier configuration in a 32-channel industrial DAQ module with space-constrained PCB layout.

IC Role / Device Role / Timing Role: Dual op-amp per 2-channel ADC pair, leveraging 3 mm × 3 mm LFCSP footprint and independent disable pins for thermal management.

Use Value: Reduces board area by 40% vs. SOIC alternatives while enabling per-channel power gating to limit total system dissipation.

Use Scenario: Low-distortion line driver in a professional audio mixer's analog summing stage.

IC Role / Device Role / Timing Role: Unity-gain buffer with rail-to-rail output swing, driving 600 Ω loads with −141 dBc HD2 at 1 kHz.

Use Value: Maintains THD+N < 0.0001% across 20 Hz–20 kHz, eliminating audible artifacts in critical monitoring paths.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-channel, rail-to-rail, high-speed op-amp applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
ADA4807-2ARMZ	Same die, 8-lead MSOP package (θ_JA = 123°C/W); no DISABLE pins; fixed 8-pin pinout.	Lacks per-channel disable; less thermally efficient; suited for space-tolerant, non-power-gated designs.	Select ADA4807-2ARMZ only if disable functionality is unnecessary and MSOP footprint is preferred over LFCSP.
AD8028ARZ	Higher 4.3 nV/√Hz noise, 190 MHz BW, no rail-to-rail input, no disable function, SOIC-8 package.	Not suitable for low-voltage or multiplexed ADC driving due to limited input common-mode range and higher noise.	Choose AD8028ARZ only for legacy SOIC layouts requiring higher bandwidth but tolerating higher noise and reduced dc precision.

Compared with ADA4807-2ARMZ and AD8028ARZ, ADA4807-2ACPZ-R2 uniquely combines ultra-low noise (3.1 nV/√Hz), dual independent disable, rail-to-rail input, and thermally optimized LFCSP - making it the only option qualified for high-density, battery-aware, precision ADC front-ends demanding full industrial temperature support.

Availability

ADA4807-2ACPZ-R2 is available at Aetrix Electronics and suitable for high-resolution data acquisition systems, portable test equipment, and industrial sensor signal conditioning requiring stable component supply across extended temperature and long production lifecycles.

Supply support for ADA4807-2ACPZ-R2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with design and manufacturing expertise spanning precision amplifiers, data converters, and RF solutions.

The ADA4807 family was engineered specifically for high-speed, low-noise, rail-to-rail amplifier applications in precision data acquisition and portable instrumentation - prioritizing noise-performance/power-efficiency trade-offs unmet by prior-generation op-amps.

FAQ

What is the package type and footprint of ADA4807-2ACPZ-R2?

ADA4807-2ACPZ-R2 uses a 10-lead LFCSP package measuring 3 mm × 3 mm × 0.8 mm with an exposed pad. Its pinout matches Figure 3 in the Rev. B datasheet: pins 1–10 correspond to VOUT1, −IN1, +IN1, −VS, DISABLE1, DISABLE2, +IN2, −IN2, VOUT2, and +VS. The exposed pad may be connected to ground, power, or left floating per layout requirements.

Does ADA4807-2ACPZ-R2 support single-supply operation?

Yes, ADA4807-2ACPZ-R2 operates from a single supply ranging from 2.7 V to 11 V, as well as split supplies from ±2.5 V to ±5 V. Its rail-to-rail input allows common-mode voltage from −VS − 0.2 V to +VS + 0.2 V, and rail-to-rail output delivers swing within 40 mV of either rail at 1 kΩ load - making ADA4807-2ACPZ-R2 ideal for 3.3 V and 5 V systems.

What is the maximum junction temperature and thermal derating guidance for ADA4807-2ACPZ-R2?

The ADA4807-2ACPZ-R2 has a maximum safe junction temperature of 150°C. With θ_JA = 51°C/W on a 4-layer board, its maximum continuous power dissipation at 25°C ambient is ~2.9 W. Derating begins above 25°C per Figure 5 in the datasheet; at 85°C ambient, max dissipation drops to ~1.7 W. Proper thermal vias under the exposed pad are strongly recommended.

How does the DISABLE pin functionality work on ADA4807-2ACPZ-R2?

ADA4807-2ACPZ-R2 features two independent active-low disable pins: DISABLE1 (pin 5) controls amplifier 1, and DISABLE2 (pin 6) controls amplifier 2. When pulled below 1.3 V (typ.), each channel enters low-power state with quiescent current ≤4.0 μA. Turn-on time is 1.3 μs; turn-off time is 340 ns. Both pins must be tied high (>1.7 V) to enable normal operation.

Is ADA4807-2ACPZ-R2 suitable for driving 24-bit delta-sigma ADCs?

Yes, ADA4807-2ACPZ-R2 is explicitly characterized and recommended for driving 24-bit Δ-Σ ADCs. Its low 3.1 nV/√Hz noise, <47 ns settling to 0.1%, ±125 μV input offset, and rail-to-rail output ensure minimal degradation of ENOB. The datasheet confirms suitability for multiplexed and high-throughput precision ADCs - including those requiring dynamic power scaling during idle cycles.

ADA4807-2ACPZ-R2 Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc.

Series:: -

Package/Case:: 10-VFDFN Exposed Pad, CSP

Packaging:: Tape & Reel (TR)

Product Status:: Active

Amplifier Type:: Voltage Feedback

Number of Circuits:: 2

Output Type:: Rail-to-Rail

Slew Rate:: 250V/µs

Gain Bandwidth Product:: -

-3db Bandwidth:: 180 MHz

Current - Input Bias:: 1.2 µA

Voltage - Input Offset:: 140 µV

Current - Supply:: 1mA (x2 Channels)

Current - Output / Channel:: 80 mA

Voltage - Supply Span (Min):: 2.7 V

Voltage - Supply Span (Max):: 11 V

Operating Temperature:: -40°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 10-LFCSP-WD (3x3)

ADA4807-2ACPZ-R2 FAQ

1.How can I place an order for ADA4807-2ACPZ-R2 through Aetrix?

Please submit a Request for Quotation (RFQ) for ADA4807-2ACPZ-R2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for ADA4807-2ACPZ-R2 reliable?

The price and inventory of ADA4807-2ACPZ-R2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADA4807-2ACPZ-R2 is usually 5 days.

3.What payment methods are accepted for ADA4807-2ACPZ-R2?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADA4807-2ACPZ-R2 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for ADA4807-2ACPZ-R2?

ADA4807-2ACPZ-R2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your ADA4807-2ACPZ-R2 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for ADA4807-2ACPZ-R2?

For technical support, including ADA4807-2ACPZ-R2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADA4807-2ACPZ-R2 requirements.

6.How does Aetrix verify that ADA4807-2ACPZ-R2 is sourced from the original manufacturer or authorized distributors?

All ADA4807-2ACPZ-R2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADA4807-2ACPZ-R2 meets industry standards.

7.What is the process for return or replacement of ADA4807-2ACPZ-R2?

All ADA4807-2ACPZ-R2 units undergo pre-shipment inspection (PSI). If there is an issue with ADA4807-2ACPZ-R2, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The ADA4807-2ACPZ-R2 part is unused and in its original packaging.

Return procedure for ADA4807-2ACPZ-R2:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…