My Inquiry
My Account
Analog Devices Inc. ADAU1373BCBZ-R7
- Part No.:
- ADAU1373BCBZ-R7
- Manufacturer:
- Analog Devices Inc.
- Category:
- CODECS
- Package:
- 81-UFBGA, WLCSP
- Datasheet:
-
ADAU1373BCBZ-R7.pdf
- Description:
- IC CODEC LP W/HDPH AMP 81WLSCP
- Quantity:
- Payment:
- Shipping:
Inventory:1,640
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADAU1373BCBZ-R7 from Analog Devices is a low-power stereo audio codec with integrated SigmaDSP® core, featuring 1 stereo ADC and 2 stereo DACs (8–48 kHz), true ground-centered Class-G headphone amplifier (2 × 50 mW @ 16 Ω, 1.8 V), and filterless Class-D speaker amplifier (2 × 880 mW @ 8 Ω, 3.6 V), deployed in mobile phone baseband/audio subsystems for simultaneous record/playback with digital signal processing.
For engineers reviewing the ADAU1373BCBZ-R7 datasheet, ADAU1373BCBZ-R7 pinout, ADAU1373BCBZ-R7 application, or ADAU1373BCBZ-R7 equivalent, key selection criteria include its dual DAC architecture with ASRC support, dual PLL clocking (8 kHz–27 MHz input), I²C control interface, 81-ball 0.4 mm pitch WLCSP package, and integrated dynamic range control/equalization for acoustic compensation in space-constrained portable devices.
Technical Context
The ADAU1373BCBZ-R7 implements two independent PLLs-PLLA and PLLB-with programmable dividers to generate precise audio clocks from wide-range input frequencies (8 kHz to 27 MHz), enabling synchronization across mixed-sampling-rate digital audio interfaces (I²S/PCM/right-justified/left-justified) and asynchronous sample rate converters (ASRCs) on three serial ports.
Its analog front end supports eight single-ended or four differential inputs with programmable gain amplifiers (−12 dB to +18 dB), dual microphone bias generators with current sense, and two stereo digital microphone interfaces (DMIC1_2_DATA, DMIC3_4_DATA), while the output stage integrates line, headphone, speaker, and earpiece amplifiers with dedicated ground domains (HPGND, SPKGND, AGND, DGND).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ADC/DAC Resolution | 24-bit, enabling high-fidelity audio capture and playback with >94 dB SNR (typical) |
| Sampling Rate Range | 8 kHz to 48 kHz, supporting voice, VoIP, and full-band music playback without external SRC |
| Headphone Output Power | 2 × 50 mW into 16 Ω at 1.8 V (10% THD), eliminating DC-blocking capacitors via true ground-centered Class-G topology |
| Speaker Output Power | 2 × 880 mW into 8 Ω at 3.6 V (10% THD), delivered by filterless Class-D architecture reducing BOM cost and PCB area |
| Digital Microphone Support | 2 stereo DMIC inputs (4 total channels), compatible with PDM microphones requiring no external decimation filters |
| Power Consumption | 7 mW (record), 6 mW (playback) at 48 kHz/1.8 V, optimized for battery life in always-on voice capture scenarios |
| Package | 4.05 mm × 3.82 mm, 81-ball WLCSP (0.4 mm pitch), suitable for ultra-thin mobile phone mainboard stacking |
Pinout & Package
ADAU1373BCBZ-R7 uses a 4.05 mm × 3.82 mm, 81-ball Wafer-Level Chip Scale Package (WLCSP) with 0.4 mm ball pitch and face-down mounting. Ball assignment follows Analog Devices' standard pinout for this family, with dedicated power domains (IOVDD1–5, AVDD, DVDD, HPVDD, SPKVDD), ground separation (AGND, DGND, HPGND, SPKGND), and functional grouping for audio I/O, clocking, control, and GPIO.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| MCLK1 / MCLK2 | Master Clock Input | Accepts primary/secondary crystal or oscillator inputs (8 kHz–27 MHz) for PLL locking and system clock derivation |
| BCLKA/BCLKB/BCLKC | Bit Clock Input/Output | Provides bit-synchronous timing for three independent digital audio interfaces (A/B/C), configurable per port mode |
| SDATAINA/SDATAINB/SDATAINC | Digital Audio Input Data | Receives I²S/PCM-formatted streams from baseband processor, BT SoC, or digital microphones (with ASRC pre-processing) |
| SDATAOUTA/SDATAOUTB/SDATAOUTC | Digital Audio Output Data | Transmits processed audio to application processor, DSP, or external DAC with sample-rate flexibility via ASRC |
| HPL / HPR | Headphone Left/Right Output | True ground-centered analog outputs driving 16 Ω loads directly-no coupling capacitors required |
| SPKLP/SPKLN/SPKRP/SPKRN | Speaker Differential Outputs | Class-D switching outputs delivering 880 mW/channel into 8 Ω; require external LC filter only if EMI mitigation needed |
| SCL / SDA | I²C Control Interface | Two-wire serial bus for register configuration, firmware loading, and real-time parameter updates (up to 400 kHz) |
Key Features
| Feature | Design Value |
|---|---|
| Integrated SigmaDSP® Core | Programmable 28-/56-bit fixed-point engine enabling custom EQ, DRC, bass/3D enhancement, and acoustic echo cancellation without host CPU load |
| Asynchronous Sample Rate Conversion (ASRC) | Three independent ASRC blocks allow concurrent operation at mismatched sampling rates (e.g., 44.1 kHz mic + 48 kHz playback), eliminating clock domain conflicts |
| Dual PLL Architecture | PLLA and PLLB support independent clock trees-for example, one PLL for ADC/DAC sampling and another for digital interface timing-improving jitter immunity |
| Flexible Analog Mixer Matrix | Configurable routing of all analog inputs (AIN1L–AIN4R) to ADCs or bypass paths, plus post-DAC mixing to line/headphone/speaker outputs |
| Digital Microphone Interface | Native PDM support for up to four digital microphones with built-in decimation, removing need for external FPGA or ASIC preprocessing |
Applications
| Smartphone Voice Call Path | Tablet Media Playback System |
|---|---|
|
Use Scenario: Full-duplex telephony with simultaneous near-end speech capture and far-end audio playback under aggressive power constraints. IC Role / Device Role / Timing Role: Audio codec handling analog mic preamp, ADC conversion, DSP-based noise suppression, DAC reconstruction, and Class-G headphone drive-all within single chip. Use Value: Enables <5 mW active-call power budget while maintaining 16 kHz wideband voice quality and suppressing wind/acoustic noise via programmable DRC and HPF. |
Use Scenario: High-fidelity stereo playback from local storage or streaming services on battery-powered tablets with minimal thermal dissipation. IC Role / Device Role / Timing Role: Dual DAC + Class-D speaker driver delivering 880 mW/channel with ASRC support for variable-bitrate content, synchronized via internal PLL. Use Value: Eliminates external power amplifier and SRC IC, reducing BoM count by ≥3 components and enabling 8.5 mm thin bezel designs with <1°C surface temperature rise. |
| eBook Reader Audio Assist | Portable VoIP Handset |
|
Use Scenario: Low-power text-to-speech (TTS) output through mono earpiece and optional stereo line-out to external speakers. IC Role / Device Role / Timing Role: Configured with single DAC channel routed to differential earpiece amplifier (32 Ω drive) and second DAC to line outputs, powered from 1.8 V rail. Use Value: Achieves 120-hour standby with <1 μA shutdown current and delivers clean 100 mW earpiece output using rail-switching Class-G efficiency. |
Use Scenario: Compact SIP-based VoIP terminal requiring echo-canceled full-duplex audio over Ethernet/Wi-Fi with headset and speakerphone modes. IC Role / Device Role / Timing Role: Codec provides mic input mixing, adaptive AEC/ALC in SigmaDSP, dual DAC outputs (headset + speaker), and I²C-controlled mute/gain staging. Use Value: Reduces external component count by integrating AEC algorithm execution, eliminating need for separate DSP or software-based processing on host MCU. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar audio codec applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AK4458VN | 32-bit DAC-only (no ADC, no DSP, no Class-D amp), requires external mic preamp and clock generator | Targeted at premium DAC-focused audio systems-not suitable for full duplex or space-constrained mobile designs | Select when highest DAC SNR (>112 dB) is prioritized over integration, and system already includes separate ADC/mic bias/processing |
| TLV320AIC3254IRGCT | Lower power (5 mW playback), no Class-D speaker amp, single PLL, no digital microphone interface, smaller 40-pin QFN | Better suited for wearables or hearing aids where speaker output and PDM mic support are unnecessary | Choose for ultra-low-power wearable voice UI where 880 mW speaker drive and 4-channel DMIC are not required |
Compared with AK4458VN and TLV320AIC3254IRGCT, the ADAU1373BCBZ-R7 uniquely combines dual DACs with integrated Class-D speaker amplifier, dual PLL clocking, native PDM microphone support, and programmable SigmaDSP-making it the only option among the three capable of standalone full-duplex mobile audio subsystem implementation without supplemental ICs.
Availability
ADAU1373BCBZ-R7 is available at Aetrix Electronics and suitable for smartphone voice subsystems, tablet media playback systems, eBook reader audio assist, and portable VoIP handsets requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for ADAU1373BCBZ-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global semiconductor leader specializing in high-performance analog, mixed-signal, and digital signal processing technologies for precision sensing, power management, and connectivity.
The ADAU1373BCBZ-R7 belongs to ADI's SigmaDSP® audio codec family, engineered specifically for space- and power-constrained portable consumer electronics requiring integrated analog I/O, real-time acoustic processing, and multi-interface flexibility.
FAQ
What is the operating temperature range for the ADAU1373BCBZ-R7?
The ADAU1373BCBZ-R7 is rated for −40°C to +85°C ambient operation, validated across full voltage and sampling rate ranges. This industrial-grade thermal specification ensures reliable performance in smartphone chassis environments where internal temperatures routinely exceed 60°C during sustained multimedia use. The ADAU1373BCBZ-R7 maintains specified THD+N and SNR performance throughout this range without derating.
Does the ADAU1373BCBZ-R7 support I²S format on all three digital audio ports?
Yes, the ADAU1373BCBZ-R7 supports I²S, PCM, right-justified, and left-justified formats on each of its three serial digital audio interfaces (A/B/C). Format selection is register-configurable per port and independent of clock source-enabling simultaneous connection to baseband processor (I²S), Bluetooth SoC (PCM), and digital microphone array (PDM via DMIC_CLK/DMICx_DATA pins). The ADAU1373BCBZ-R7 does not require external level-shifting or protocol translation.
Can the ADAU1373BCBZ-R7 drive 32 Ω earpiece speakers directly?
Yes, the ADAU1373BCBZ-R7 includes a dedicated differential earpiece amplifier (EPP/EPN pins) rated for 32 Ω loads with >90 dB PSRR and <0.01% THD+N at 100 mW. It operates from the HPVDD rail and features independent volume control and mute capability via I²C registers. Unlike the headphone amplifier, the earpiece path is optimized for narrowband voice response and low-noise operation-making it ideal for receiver modules in smartphones. The ADAU1373BCBZ-R7 supports concurrent earpiece and headphone output activation.
How many microphone inputs does the ADAU1373BCBZ-R7 support, and what types?
The ADAU1373BCBZ-R7 supports up to eight analog microphone inputs (via AIN1L–AIN4R pins configured as four differential pairs) and four digital microphone channels (two stereo DMIC buses: DMIC1_2_DATA and DMIC3_4_DATA). Each analog input includes a PGA with −12 dB to +18 dB gain range and selectable bias (MICBIAS1/MICBIAS2). Digital mic support includes PDM clocking (DMIC_CLK) and data recovery with built-in decimation-no external logic required. All microphone paths feed into the SigmaDSP® core for preprocessing before ADC conversion or direct digital routing.
Is SigmaStudio™ configuration required to use the ADAU1373BCBZ-R7?
No-SigmaStudio™ is optional. The ADAU1373BCBZ-R7 operates as a standard audio codec with default register settings enabling immediate ADC/DAC functionality via I²C. SigmaStudio™ is only required to deploy custom DSP algorithms (e.g., parametric EQ, multiband compression, AEC). Factory-programmed DSP configurations can be stored in external EEPROM and auto-loaded at boot, allowing host MCU-free operation. The ADAU1373BCBZ-R7 retains full I²C register access regardless of DSP usage-making it usable in both programmable and fixed-function modes.
ADAU1373BCBZ-R7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 81-UFBGA, WLCSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Audio
- Data Interface:
- I2C, Serial
- Resolution (Bits):
- 24 b
- Number of ADCs / DACs:
- 1 / 2
- Sigma Delta:
- Yes
- S/N Ratio, ADCs / DACs (db) Typ:
- 96 / 96
- Dynamic Range, ADCs / DACs (db) Typ:
- 96 / 96
- Voltage - Supply, Analog:
- 1.62V ~ 1.98V
- Voltage - Supply, Digital:
- 1.08V ~ 1.98V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 81-WLCSP (4.05x3.82)
ADAU1373BCBZ-R7 FAQ
1.How can I place an order for ADAU1373BCBZ-R7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADAU1373BCBZ-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADAU1373BCBZ-R7 reliable?
The price and inventory of ADAU1373BCBZ-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADAU1373BCBZ-R7 is usually 5 days.
3.What payment methods are accepted for ADAU1373BCBZ-R7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADAU1373BCBZ-R7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADAU1373BCBZ-R7?
ADAU1373BCBZ-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADAU1373BCBZ-R7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADAU1373BCBZ-R7?
For technical support, including ADAU1373BCBZ-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADAU1373BCBZ-R7 requirements.
6.How does Aetrix verify that ADAU1373BCBZ-R7 is sourced from the original manufacturer or authorized distributors?
All ADAU1373BCBZ-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADAU1373BCBZ-R7 meets industry standards.
7.What is the process for return or replacement of ADAU1373BCBZ-R7?
All ADAU1373BCBZ-R7 units undergo pre-shipment inspection (PSI). If there is an issue with ADAU1373BCBZ-R7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADAU1373BCBZ-R7 part is unused and in its original packaging.
Return procedure for ADAU1373BCBZ-R7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADAU1373BCBZ-R7 Tags
-
NAU88C22YG
Nuvoton Technology Corporation
-
TLV320AIC3100IRHBR
Texas Instruments
-
DA7212-01UM2
Renesas
-
NAU8810YG
Nuvoton Technology Corporation
-
DA7218-00U32
Renesas
-
CMX655DQ6-TR1K
CML Micro
-
SGTL5000XNLA3
NXP Semiconductors
-
TLV320AIC3104IRHBR
Texas Instruments
-
MAX9867EWV+T
Analog Devices Inc./Maxim Integrated
-
MAX9860ETG+T
Analog Devices Inc./Maxim Integrated
-
TLV320AIC3106IRGZR
Texas Instruments
-
SGTL5000XNLA3R2
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
