Analog Devices Inc. ADAU1381BCBZ-RL
- Part No.:
- ADAU1381BCBZ-RL
- Manufacturer:
- Analog Devices Inc.
- Category:
- CODECS
- Package:
- 30-UFBGA, WLCSP
- Datasheet:
-
ADAU1381BCBZ-RL.pdf
- Description:
- IC AUDIO CODEC STEREO LN 30WLCSP
- Quantity:
- Payment:

- Shipping:

Inventory:3,478
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADAU1381BCBZ-RL from Analog Devices is a low-noise 24-bit stereo audio codec with integrated 400 mW speaker amplifier, wind noise detection, dual-band ALC, and 6-band equalizer. It supports sampling rates from 8 kHz to 96 kHz, features pseudo-differential microphone inputs and optional PDM digital microphone interface, and targets battery-powered portable audio systems requiring high-fidelity recording and playback.
For engineers reviewing the ADAU1381BCBZ-RL datasheet, ADAU1381BCBZ-RL pinout, ADAU1381BCBZ-RL application, or ADAU1381BCBZ-RL equivalent, key selection considerations include its integrated sound engine for real-time audio processing, 32-lead 5 mm × 5 mm LFCSP package, I²C/SPI control, and configurable analog/digital I/O voltage range (1.8 V–3.3 V).
Technical Context
The ADAU1381BCBZ-RL integrates independent stereo ADC and DAC paths with programmable PGA gain (0–32 dB), digital attenuation (95 dB range, 0.375 dB step), and decimation/interpolation filters supporting 8–96 kHz sample rates. Its sound engine implements wind noise detection, enhanced stereo capture (ESC), and dual-band automatic level control - all configurable via SigmaStudio GUI.
It features dual analog microphone inputs (pseudo-differential or single-ended), optional stereo PDM digital microphone support, stereo line output, and Class-D speaker driver capable of 400 mW into 8 Ω. Clocking is managed by an internal PLL accepting 11–20 MHz master clocks and generating core clocks for all audio rates.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ADC/DAC Resolution | 24-bit - Enables high dynamic range audio capture and playback with >94 dB SNR at 3.3 V supply. |
| Speaker Output Power | 400 mW into 8 Ω - Drives dynamic speakers directly without external amplification in compact portable designs. |
| Sampling Rate Range | 8 kHz to 96 kHz - Supports voice, telephony, music, and high-res audio applications with flexible clocking via integrated PLL. |
| Microphone Input Type | Stereo pseudo-differential + optional PDM - Reduces common-mode noise in handheld devices and enables MEMS mic integration. |
| Digital Audio Interface | I²C/SPI control + I²S/left/right-justified/TDM serial audio - Allows seamless integration with ARM, DSP, or MCU host processors. |
| Analog I/O Voltage Range | 1.8 V to 3.3 V - Matches modern low-voltage SoCs and simplifies power domain interfacing without level shifters. |
| Dynamic Range (ADC) | 99.2 dB A-weighted (3.3 V) - Ensures clean voice capture in noisy environments such as digital cameras or camcorders. |
Pinout & Package
ADAU1381BCBZ-RL is housed in a 32-lead, 5 mm × 5 mm LFCSP (Lead Frame Chip Scale Package) with exposed thermal pad. Pin functions are defined per Analog Devices Rev. B datasheet, including dedicated microphone bias (MICBIAS), speaker differential outputs (SPP/SPN), line outputs (AOUTL/AOUTR), and multi-function GPIOs (GPIO0–GPIO3).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| MCKI | Master Clock Input | Accepts 11–20 MHz crystal or oscillator input for PLL-based clock generation across all sample rates. |
| BCLK/GPIO2 | Bit Clock / General-Purpose I/O | Provides synchronous timing for I²S/TDM audio data transfer; configurable as GPIO during idle periods. |
| LRCLK/GPIO3 | Word Select Clock / General-Purpose I/O | Indicates left/right channel boundary in I²S mode; doubles as GPIO for system control signaling. |
| DAC_SDATA/GPIO0 | DAC Serial Data Output / GPIO | Transmits processed audio from DAC path; reconfigurable as interrupt or status indicator pin. |
| ADC_SDATA/GPIO1 | ADC Serial Data Input / GPIO | Receives digitized audio from ADC path; usable as wake-up or sync signal in low-power modes. |
| PDN | Power-Down Control | Active-low hardware pin enabling rapid entry into standby mode with sub-μA quiescent current. |
| ADDR0/CDATA | I²C Address / SPI Data | Configures I²C slave address (ADDR0) or serves as bidirectional SPI data line (CDATA). |
| ADDR1/CLATCH | I²C Address / SPI Latch | Sets second I²C address bit (ADDR1) or acts as SPI chip select latch (CLATCH) for register writes. |
| SCL/CCLK | I²C Clock / SPI Clock | Shared pin for I²C SCL or SPI CCLK; supports up to 10 MHz I²C read and 25 MHz SPI write operations. |
| SDA/COUT | I²C Data / SPI Output | Bi-directional I²C data line or SPI read-only output (COUT); supports standard and fast-mode I²C (400 kHz). |
| LMICP/RMICP | Left/Right Mic Non-Inverting Input | Pseudo-differential analog inputs optimized for electret condenser microphones with 500 kΩ input impedance. |
| LMICN/RMICN | Left/Right Mic Inverting Input | Completes differential pair; input impedance varies with PGA gain (e.g., 62 kΩ at 0 dB, 4 kΩ at 32 dB). |
| AOUTL/AOUTR | Stereo Line Output | Capable of 1.0 Vrms full-scale output at 3.3 V AVDD; supports 16 kΩ load with <−88 dB THD+N. |
| SPP/SPN | Stereo Speaker Differential Output | Class-D outputs delivering 400 mW into 8 Ω; require external LC filter for EMI compliance and audio fidelity. |
| MICBIAS | Microphone Bias Voltage | Programmable 0.65× or 0.90× AVDD (e.g., 2.145 V or 2.97 V at 3.3 V) with low-noise performance (23–39 nV/√Hz). |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Sound Engine | Real-time 6-band EQ, notch filter, wind noise detection, and ESC processing - eliminates need for external DSP in cost-sensitive camera/camcorder designs. |
| Dual-Band Automatic Level Control | Independent compression on low/high frequency bands - preserves speech intelligibility while preventing clipping during loud transients. |
| Clickless Mute & Standby | Hardware PDN pin and software-controlled mute registers enable glitch-free transitions between active and ultra-low-power states. |
| Flexible Digital Microphone Support | Native PDM input for stereo MEMS microphones - reduces PCB routing complexity and improves SNR over analog alternatives. |
| Low-Power Operation Modes | Four selectable power management modes (Normal, Power Saving, Enhanced Performance, Extreme Power Saving) - balances current draw (14–17.6 mA) against THD+N and SNR trade-offs. |
Applications
| Digital Still Cameras | Digital Video Cameras |
|---|---|
Use Scenario: Capturing synchronized high-quality audio during still image burst mode with ambient noise suppression. IC Role / Device Role / Timing Role: Audio codec handles analog mic pre-amplification, A/D conversion, wind noise filtering, and stereo line output to camera SoC. Use Value: 99.2 dB ADC dynamic range and ESC algorithm preserve vocal clarity in outdoor shooting conditions without external processing. | Use Scenario: Recording stereo video with adaptive gain control and real-time equalization for varying acoustic environments. IC Role / Device Role / Timing Role: Acts as full audio subsystem - managing mic inputs, speaker playback, line-out monitoring, and PLL-synchronized audio clocks. Use Value: Dual-band ALC prevents distortion during sudden loud sounds (e.g., clapping), while 400 mW speaker drive enables built-in monitor playback. |
| Portable Voice Recorders | Smart Audio Accessories |
Use Scenario: Long-duration voice memo capture with minimal battery drain and high intelligibility in office or street settings. IC Role / Device Role / Timing Role: Provides low-noise recording path, beep tone mixing, and programmable gain staging via SigmaStudio configuration. Use Value: Wind noise detection and auto-filtering reduce low-frequency rumble, extending usable recording time on coin-cell or Li-ion batteries. | Use Scenario: Bluetooth headset companion module adding local audio enhancement and speaker playback capability. IC Role / Device Role / Timing Role: Interfaces with BT SoC via I²S, processes incoming audio with EQ/ALC, drives mono/stereo speaker, and manages mic feedback cancellation. Use Value: Integrated 6-band EQ and notch filter allow custom tuning for earpiece resonance compensation without host CPU overhead. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar stereo audio codec applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AK4642EN | 24-bit stereo codec with 300 mW speaker amp; lacks wind noise detection and ESC; supports only I²C control (no SPI). | Targeted at simpler voice-centric devices where advanced noise suppression is not required. | Choose AK4642EN when lower BOM cost and reduced feature set are acceptable for basic recording use cases. |
| TLV320AIC3106IRHBT | 24-bit codec with 150 mW speaker drive; includes miniDSP but no integrated wind noise algorithm or PDM input. | Suitable for mid-tier portable audio with host-based DSP offload rather than autonomous processing. | Select TLV320AIC3106IRHBT if system-level audio processing is handled by host processor and lower output power suffices. |
Compared with AK4642EN and TLV320AIC3106IRHBT, the ADAU1381BCBZ-RL uniquely combines autonomous wind noise mitigation, 400 mW speaker drive, and PDM microphone support - making it optimal for compact, self-contained audio capture systems where host processing resources are constrained.
Availability
ADAU1381BCBZ-RL is available at Aetrix Electronics and suitable for digital still cameras, digital video cameras, portable voice recorders, and smart audio accessories requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.
Supply support for ADAU1381BCBZ-RL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The ADAU1381BCBZ-RL belongs to Analog Devices' SigmaDSP®-enabled audio codec family, designed specifically for portable consumer electronics demanding low-power, high-SNR audio capture and playback with embedded real-time processing.
FAQ
What is the maximum speaker output power of the ADAU1381BCBZ-RL?
The ADAU1381BCBZ-RL delivers up to 400 mW of continuous output power into an 8 Ω load at 3.3 V AVDD. This is achieved using its integrated Class-D speaker driver with differential outputs (SPP/SPN). Performance remains stable across temperature and supply variations, and the device includes thermal shutdown protection to prevent damage during sustained high-power operation. The ADAU1381BCBZ-RL datasheet specifies −60 dB THD+N at 330 mW and −16 dB at 440 mW into 8 Ω.
Does the ADAU1381BCBZ-RL support digital microphones?
Yes, the ADAU1381BCBZ-RL supports stereo pulse-density modulation (PDM) digital microphone inputs via dedicated MICD1 and MICD2 pins. These inputs accept standard 1-bit PDM streams with programmable clocking and data alignment, enabling direct connection to MEMS microphones without external decimation filters. The ADAU1381BCBZ-RL converts PDM data internally to PCM for processing in its sound engine, preserving signal integrity and reducing PCB layout complexity.
How does the wind noise detection feature work in the ADAU1381BCBZ-RL?
The ADAU1381BCBZ-RL implements a proprietary wind noise detection algorithm within its integrated sound engine that identifies low-frequency pressure fluctuations characteristic of wind interference. Upon detection, it automatically applies adaptive filtering - primarily targeting 20–200 Hz - while preserving speech content above 300 Hz. This function operates autonomously without host intervention and is configurable via SigmaStudio. The ADAU1381BCBZ-RL's wind noise mitigation is validated in real-world portable recording scenarios and contributes directly to its 99.2 dB ADC dynamic range specification.
What package type is used for the ADAU1381BCBZ-RL?
The ADAU1381BCBZ-RL uses a 32-lead, 5 mm × 5 mm LFCSP (Lead Frame Chip Scale Package) with an exposed thermal pad. This RoHS-compliant package provides excellent thermal performance and compact footprint ideal for space-constrained portable devices. Pin assignments match Analog Devices' Rev. B datasheet, and the exposed pad must be soldered to a thermal land on the PCB for optimal power dissipation and EMI reduction. The '-RL' suffix denotes tape-and-reel packaging for automated assembly.
Can the ADAU1381BCBZ-RL operate with different analog and digital supply voltages?
No - the ADAU1381BCBZ-RL requires AVDD1 and AVDD2 to be equal (1.81–3.65 V), and IOVDD must be independently set between 1.63–3.65 V to match host I/O voltage. While analog and digital supplies can differ (e.g., AVDD = 3.3 V, IOVDD = 1.8 V), the two analog rails AVDD1 and AVDD2 must track each other precisely. This constraint ensures proper biasing of the ADC, DAC, and speaker driver stages. The ADAU1381BCBZ-RL datasheet explicitly states "AVDD1 and AVDD2 must always be equal" in the Power Supply Specifications table.
ADAU1381BCBZ-RL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 30-UFBGA, WLCSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Stereo Audio
- Data Interface:
- SPI
- Resolution (Bits):
- 24 b
- Number of ADCs / DACs:
- 2 / 2
- Sigma Delta:
- No
- S/N Ratio, ADCs / DACs (db) Typ:
- 97 / 100
- Dynamic Range, ADCs / DACs (db) Typ:
- 96.5 / 100
- Voltage - Supply, Analog:
- 1.8V ~ 3.65V
- Voltage - Supply, Digital:
- 1.63V ~ 3.65V
- Operating Temperature:
- -25°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 30-WLCSP (3.4x2.64)
ADAU1381BCBZ-RL FAQ
1.How can I place an order for ADAU1381BCBZ-RL through Aetrix?
Please submit a Request for Quotation (RFQ) for ADAU1381BCBZ-RL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADAU1381BCBZ-RL reliable?
The price and inventory of ADAU1381BCBZ-RL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADAU1381BCBZ-RL is usually 5 days.
3.What payment methods are accepted for ADAU1381BCBZ-RL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADAU1381BCBZ-RL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADAU1381BCBZ-RL?
ADAU1381BCBZ-RL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADAU1381BCBZ-RL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADAU1381BCBZ-RL?
For technical support, including ADAU1381BCBZ-RL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADAU1381BCBZ-RL requirements.
6.How does Aetrix verify that ADAU1381BCBZ-RL is sourced from the original manufacturer or authorized distributors?
All ADAU1381BCBZ-RL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADAU1381BCBZ-RL meets industry standards.
7.What is the process for return or replacement of ADAU1381BCBZ-RL?
All ADAU1381BCBZ-RL units undergo pre-shipment inspection (PSI). If there is an issue with ADAU1381BCBZ-RL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADAU1381BCBZ-RL part is unused and in its original packaging.
Return procedure for ADAU1381BCBZ-RL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADAU1381BCBZ-RL Tags

-
NAU88C22YG
Nuvoton Technology Corporation

-
TLV320AIC3100IRHBR
Texas Instruments

-
DA7212-01UM2
Renesas

-
NAU8810YG
Nuvoton Technology Corporation

-
DA7218-00U32
Renesas

-
CMX655DQ6-TR1K
CML Micro

-
SGTL5000XNLA3
NXP Semiconductors

-
TLV320AIC3104IRHBR
Texas Instruments

-
MAX9867EWV+T
Analog Devices Inc./Maxim Integrated

-
MAX9860ETG+T
Analog Devices Inc./Maxim Integrated

-
TLV320AIC3106IRGZR
Texas Instruments

-
SGTL5000XNLA3R2
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

