Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Embedded > DSP (Digital Signal Processors)

Analog Devices Inc. ADAU1472BCBZRL

Name: ADAU1472BCBZRL
Brand: Analog Devices Inc.
SKU: ADAU1472BCBZRL
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: ADAU1472BCBZRL

Manufacturer:: Analog Devices Inc.

Category:: DSP (Digital Signal Processors)

Package:: 144-WFBGA, WLCSP

Datasheet:: ADAU1472BCBZRL.pdf

Description:: SIGMA DSP AUDIO PROCESSOR

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,452

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

ADAU1472BCBZRL from Analog Devices is a 270 MHz Cadence Tensilica HiFi 4 audio DSP with 320 kB L1 SRAM, 160 kB L1 cache, and 2 MB L2 system SRAM, supporting 8–192 kHz audio processing via four stereo asynchronous sample rate converters (ASRCs), 14 PDM microphone inputs, and dual stereo PDM outputs - deployed in far-field voice interface systems requiring low-latency, always-on speech detection and deep learning inference.

For engineers reviewing the ADAU1472BCBZRL datasheet, ADAU1472BCBZRL pinout, ADAU1472BCBZRL application, or ADAU1472BCBZRL equivalent, key selection criteria include its 270.336 MHz core clock, integrated voice activity detector with wake-up capability, flexible serial port configuration (I²S/TDM/PDM/SPDIF), on-chip 1.2 V regulator, and 144-ball WLCSP package with 0.5 mm pitch.

Technical Context

The ADAU1472BCBZRL integrates a HiFi 4 DSP core with quad 32×32-bit MACs per cycle and IEEE single-precision floating-point multiplier, enabling real-time audio source separation and embedded neural network execution. Its memory architecture separates 480 kB L1 (256 kB data RAM + 64 kB instruction RAM + 128 kB data cache + 32 kB instruction cache) from 2 MB L2 SRAM running at half-core speed.

Hardware acceleration includes dedicated voice activity detection (VAD) logic for low-power listening mode, four ASRC pairs supporting simultaneous 8–192 kHz sample rates, and a flexible audio routing matrix (FARM) that enables dynamic signal path reconfiguration without CPU intervention - all synchronized by an integer PLL and crystal oscillator generating MCLK from 24.576 MHz.

Key Specifications

Parameter	Value and Actual Design Meaning
Core Clock	270.336 MHz - enables real-time block and sample-by-sample audio processing at full load
L1 Memory	320 kB SRAM + 160 kB cache - provides low-latency access for time-critical audio algorithms
L2 Memory	2 MB SRAM - stores large filter coefficients, neural network weights, and self-boot firmware
ASRC Channels	4 stereo pairs - supports independent sample rate conversion between up to 8 asynchronous audio streams
PDM Inputs	14 channels - directly interfaces with MEMS microphones without external decimation ICs
PDM Outputs	2 stereo ports - drives Class D amplifiers with integrated interpolation filters
Serial Interfaces	6 digital audio ports + S/PDIF Rx/Tx + dual SPI masters/slave + I²C master - enables mixed-protocol audio system integration
Package	144-ball WLCSP, 6.095 mm × 6.135 mm, 0.5 mm pitch - supports high-density PCB layouts for compact voice devices

Pinout & Package

ADAU1472BCBZRL uses a 144-ball, 0.5 mm pitch, 6.095 mm × 6.135 mm wafer-level chip-scale package (WLCSP) with ball grid array layout optimized for minimal trace inductance and thermal performance in portable audio applications.

Pin/Terminal	Circuit Role	Design Meaning
A1	IOGND	Input/Output ground reference - must be tied to common ground plane with DGND and PGND
A2	PVDD	PLL power supply - requires clean 1.2 V ±5% with local 100 nF bypass capacitor
B1	DGND	Digital ground - connects to internal digital circuitry and must share ground plane with IOGND
B2	DVDD	DSP core voltage - supplies 1.2 V ±5% to processor core, ASRCs, and signal routing logic
C1	CVDD	Memory core voltage - powers L1/L2 SRAM; supports 0.8 V retention mode during power-down
C2	IOVDD	I/O voltage supply - configurable 1.71–3.63 V for level-shifting serial interfaces and GPIOs
D1	MCLK_IN/XTAL_IN	Master clock input or crystal oscillator connection - accepts 12.288–24.576 MHz reference
D2	MCLK_OUT	Generated master clock output - driven by on-chip oscillator or PLL for downstream device synchronization
E1	RESET	Active-low hardware reset - requires ≥500 ns pulse width for reliable initialization
E2	EVENT	Programmable event interrupt output - signals host processor on VAD trigger or custom condition
F1	GPIO0–GPIO7	General-purpose I/O - configurable as digital controls, status indicators, or wake-up sources
G1	SIN1/SIN2	Serial audio input data - supports I²S, TDM, left/right justified formats up to 192 kHz
G2	SOUT1/SOUT2	Serial audio output data - bidirectional capability with programmable drive strength
H1	BCLK1/BCLK2	Bit clock input/output - synchronous timing reference for serial audio ports
H2	LRCLK1/LRCLK2	Left/right clock input/output - frame sync for stereo/multichannel audio streams
J1	PDMIN1–PDMIN4_x	PDM microphone inputs - 14-channel support with integrated decimation filters
J2	PDMCLK1–PDMCLK6	PDM clock outputs - drive external or internal PDM microphones at 3.027 MHz
K1	SPDIF_RX	S/PDIF receiver input - accepts consumer-grade digital audio up to 96 kHz
K2	SPDIF_TX	S/PDIF transmitter output - delivers AES/EBU-compliant digital audio stream
L1	CTRL_SCK/CTRL_SS/CTRL_DQ0–3	SPI slave control interface - used for register configuration and firmware updates
L2	QMST_SCK/QMST_SS0–3/QMST_DQ0–3	Quad SPI flash master - enables direct memory-mapped boot from external 2 GB QSPI flash
M1	FMST_SCK/FMST_SS/FMST_DQ0–3	Fast SPI master - communicates with external peripherals including sensors and codecs
M2	SCL/SDA	I²C master interface - controls external DACs, ADCs, or PMICs with 500 kHz max clock
A12	TCK/TMS/TDO/TDI/TRST	JTAG debug port - supports boundary scan, real-time tracing, and core-level debugging

Key Features

Feature	Design Value
Voice Activity Detection (VAD)	Hardware-accelerated low-power listening mode wakes DSP core only on speech onset - reduces idle power to 10 mW with IOVDD only
Flexible Audio Routing Matrix (FARM)	Dynamic signal path reconfiguration without CPU involvement - enables runtime topology changes for adaptive beamforming
Self-Boot Capability	Direct boot from quad-SPI flash using on-chip ROM - eliminates external boot controller and simplifies BOM
On-Chip Voltage Regulator	Generates regulated 1.2 V DVDD from IOVDD supply - removes need for external LDO in many designs
Dual Power Domains	Independent DVDD/CVDD domains allow selective shutdown of DSP core while retaining L2 SRAM contents - supports fast resume from sleep
Low-Latency Audio Path	Sample-by-sample processing pipeline with <100 µs end-to-end latency - meets real-time requirements for echo cancellation and AEC

Applications

Smart Speaker Far-Field Voice Interface	Professional Audio Source Separation
Use Scenario: Multi-microphone array in smart speaker captures voice commands in noisy environments with reverberation. IC Role / Device Role / Timing Role: ADAU1472BCBZRL performs beamforming, acoustic echo cancellation, noise suppression, and keyword spotting using on-chip VAD and HiFi 4 DSP. Use Value: 14 PDM inputs eliminate external decimation ICs; 4 ASRC pairs align mismatched microphone sample clocks; 270 MHz core executes neural networks in real time.	Use Scenario: Live sound mixing console isolates vocal tracks from multi-instrument recordings using blind source separation algorithms. IC Role / Device Role / Timing Role: ADAU1472BCBZRL serves as primary audio processing engine, routing analog inputs through ASRCs, applying adaptive filters, and delivering processed streams to DACs. Use Value: 2 MB L2 SRAM stores large convolution kernels; flexible serial ports interface with multiple ADC/DAC chips; low-latency path preserves phase coherence across channels.
Embedded Deep Learning Audio Endpoint	Commercial Audio DSP Replacement
Use Scenario: Battery-powered voice assistant runs on-device speech recognition and natural language understanding without cloud dependency. IC Role / Device Role / Timing Role: ADAU1472BCBZRL hosts quantized neural network models in L2 SRAM, processes PDM microphone data, and triggers wake word detection in ultra-low-power mode. Use Value: Hardware VAD reduces average current to 10 mW; HiFi 4 instruction extensions accelerate INT8 inference; self-boot from flash enables secure firmware updates.	Use Scenario: Retrofit of legacy audio equipment replaces aging general-purpose DSPs with higher efficiency, smaller footprint, and lower thermal output. IC Role / Device Role / Timing Role: ADAU1472BCBZRL substitutes for larger C6000-class processors while delivering equal or better throughput per watt in fixed-function audio pipelines. Use Value: 144-ball WLCSP reduces PCB area by >40% vs. QFP packages; integrated regulators cut external component count; 270 MHz core achieves same tasks at lower clock frequency than predecessors.

Smart Speaker Far-Field Voice Interface

Professional Audio Source Separation

Use Scenario: Multi-microphone array in smart speaker captures voice commands in noisy environments with reverberation.

IC Role / Device Role / Timing Role: ADAU1472BCBZRL performs beamforming, acoustic echo cancellation, noise suppression, and keyword spotting using on-chip VAD and HiFi 4 DSP.

Use Value: 14 PDM inputs eliminate external decimation ICs; 4 ASRC pairs align mismatched microphone sample clocks; 270 MHz core executes neural networks in real time.

Use Scenario: Live sound mixing console isolates vocal tracks from multi-instrument recordings using blind source separation algorithms.

IC Role / Device Role / Timing Role: ADAU1472BCBZRL serves as primary audio processing engine, routing analog inputs through ASRCs, applying adaptive filters, and delivering processed streams to DACs.

Use Value: 2 MB L2 SRAM stores large convolution kernels; flexible serial ports interface with multiple ADC/DAC chips; low-latency path preserves phase coherence across channels.

Embedded Deep Learning Audio Endpoint

Commercial Audio DSP Replacement

Use Scenario: Battery-powered voice assistant runs on-device speech recognition and natural language understanding without cloud dependency.

IC Role / Device Role / Timing Role: ADAU1472BCBZRL hosts quantized neural network models in L2 SRAM, processes PDM microphone data, and triggers wake word detection in ultra-low-power mode.

Use Value: Hardware VAD reduces average current to 10 mW; HiFi 4 instruction extensions accelerate INT8 inference; self-boot from flash enables secure firmware updates.

Use Scenario: Retrofit of legacy audio equipment replaces aging general-purpose DSPs with higher efficiency, smaller footprint, and lower thermal output.

IC Role / Device Role / Timing Role: ADAU1472BCBZRL substitutes for larger C6000-class processors while delivering equal or better throughput per watt in fixed-function audio pipelines.

Use Value: 144-ball WLCSP reduces PCB area by >40% vs. QFP packages; integrated regulators cut external component count; 270 MHz core achieves same tasks at lower clock frequency than predecessors.

Equivalent & Alternatives

The following parts are listed as comparable options for similar audio DSP applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
ADAU1467WBCPZ	Lower core clock (294.912 MHz vs. 270.336 MHz), no PDM inputs, 1 MB L2 SRAM, 72-ball LFCSP package	Targeted at cost-sensitive professional audio gear with fewer mic inputs and less memory demand	Select ADAU1467WBCPZ when PDM interface and >1 MB L2 are unnecessary and board space allows larger LFCSP
ADAU1452WBCPZ	Legacy SigmaDSP core (not HiFi 4), 294.912 MHz, no VAD hardware, 1 MB L2, 72-ball LFCSP	Suitable for fixed-function audio processing without deep learning or always-on listening requirements	Choose ADAU1452WBCPZ only for brownfield designs where software compatibility with older SigmaStudio toolchain is mandatory

Compared with ADAU1467WBCPZ and ADAU1452WBCPZ, the ADAU1472BCBZRL uniquely combines PDM microphone support, hardware VAD, 2 MB L2 SRAM, and HiFi 4 instruction extensions - making it the sole option among these three for battery-efficient far-field voice endpoints requiring on-device AI inference.

Availability

ADAU1472BCBZRL is available at Aetrix Electronics and suitable for far-field voice interface devices, commercial audio processors, embedded deep learning endpoints, professional audio mixing systems, and smart speaker OEM production requiring stable component supply and long-term lifecycle assurance.

Supply support for ADAU1472BCBZRL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Analog Devices, Inc. is a global semiconductor leader specializing in high-performance analog, mixed-signal, and digital signal processing technologies for precision sensing, power management, and connectivity applications.

The ADAU1472BCBZRL belongs to Analog Devices' SigmaDSP® family, designed specifically for advanced audio signal processing in resource-constrained, low-power voice and audio endpoints - emphasizing computational efficiency, integrated peripherals, and real-time deterministic performance.

FAQ

What is the maximum audio sample rate supported by the ADAU1472BCBZRL?

The ADAU1472BCBZRL supports audio input and output sample rates from 8 kHz to 192 kHz across all serial audio ports and ASRCs. Its four stereo asynchronous sample rate converters operate within this full range, enabling simultaneous handling of multiple streams at different rates - for example, 48 kHz for playback and 16 kHz for voice capture - without external clock domain translation. This capability is confirmed in Table 2 and Figure 1 of the Rev. 0 datasheet.

Does the ADAU1472BCBZRL include hardware for voice activity detection?

Yes, the ADAU1472BCBZRL integrates dedicated voice activity detection (VAD) hardware that operates independently of the main DSP core. It enables low-power "always-listening" mode with typical power consumption of 10 mW using IOVDD only, and generates both internal wake-up signals to the HiFi 4 core and external EVENT pin assertions upon speech onset. This function is documented in the Features section and Theory of Operation chapter of the Rev. 0 datasheet.

Can the ADAU1472BCBZRL boot directly from external flash memory?

Yes, the ADAU1472BCBZRL supports standalone self-boot from quad-SPI flash memory via its QMST interface, with direct memory-mapped read access and no CPU overhead. The on-chip boot ROM initializes the flash interface and loads firmware into L2 SRAM before executing - eliminating the need for external boot controllers. This capability is specified in the Features list and Applications Information section of the Rev. 0 datasheet.

What package type and dimensions does the ADAU1472BCBZRL use?

The ADAU1472BCBZRL uses a 144-ball wafer-level chip-scale package (WLCSP) with 0.5 mm pitch and physical dimensions of 6.095 mm × 6.135 mm. Thermal resistance values (θJA = 25.01°C/W) are specified for JEDEC-standard 4-layer PCB mounting. This package is identified as CB-144-21 in the Absolute Maximum Ratings table and Outline Dimensions section of the Rev. 0 datasheet.

How many PDM microphone inputs does the ADAU1472BCBZRL support?

The ADAU1472BCBZRL supports 14 PDM microphone inputs, implemented across four groups: PDMIN1 (single channel), PDMIN2_0/PDMIN2_1 (dual channel), and PDMIN3_0/PDMIN3_1/PDMIN4_0/PDMIN4_1 (quad channel). Each input includes integrated decimation filters optimized for MEMS microphones - a feature explicitly stated in the General Description and Pin Configuration sections of the Rev. 0 datasheet.

ADAU1472BCBZRL Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc.

Series:: SigmaDSP®

Package/Case:: 144-WFBGA, WLCSP

Packaging:: Box

Product Status:: Obsolete

Type:: Sigma

Interface:: I2C, SPI

Clock Rate:: 270MHz

Non-Volatile Memory:: -

On-Chip RAM:: 2MB

Voltage - I/O:: 3.30V

Voltage - Core:: 1.20V

Operating Temperature:: 0°C ~ 70°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 144-WLCSP (6.1x6.14)

ADAU1472BCBZRL FAQ

1.How can I place an order for ADAU1472BCBZRL through Aetrix?

Please submit a Request for Quotation (RFQ) for ADAU1472BCBZRL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for ADAU1472BCBZRL reliable?

The price and inventory of ADAU1472BCBZRL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADAU1472BCBZRL is usually 5 days.

3.What payment methods are accepted for ADAU1472BCBZRL?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADAU1472BCBZRL transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for ADAU1472BCBZRL?

ADAU1472BCBZRL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your ADAU1472BCBZRL order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for ADAU1472BCBZRL?

For technical support, including ADAU1472BCBZRL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADAU1472BCBZRL requirements.

6.How does Aetrix verify that ADAU1472BCBZRL is sourced from the original manufacturer or authorized distributors?

All ADAU1472BCBZRL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADAU1472BCBZRL meets industry standards.

7.What is the process for return or replacement of ADAU1472BCBZRL?

All ADAU1472BCBZRL units undergo pre-shipment inspection (PSI). If there is an issue with ADAU1472BCBZRL, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The ADAU1472BCBZRL part is unused and in its original packaging.

Return procedure for ADAU1472BCBZRL:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…