Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Interface > CODECS

Analog Devices Inc. ADAU1781BCPZ

Name: ADAU1781BCPZ
Brand: Analog Devices Inc.
SKU: ADAU1781BCPZ
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: ADAU1781BCPZ

Manufacturer:: Analog Devices Inc.

Category:: CODECS

Package:: 32-VFQFN Exposed Pad, CSP

Datasheet:: ADAU1781BCPZ.pdf

Description:: IC SIGMADSP CODEC LN 32LFCSP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,729

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

ADAU1781BCPZ from Analog Devices is a low-power, 24-bit stereo audio codec with integrated SigmaDSP® processing core, 400 mW Class-D speaker amplifier, stereo pseudo-differential microphone inputs, and programmable PLL. It supports sampling rates from 8 kHz to 96 kHz and operates from 1.8 V to 3.3 V I/O supplies - enabling high-fidelity audio capture and playback in space-constrained, battery-powered devices such as digital cameras and portable video recorders.

For engineers reviewing the ADAU1781BCPZ datasheet, ADAU1781BCPZ pinout, ADAU1781BCPZ application, or ADAU1781BCPZ equivalent, this page delivers verified specifications, functional signal-path context, package-validated pin roles, real-world use cases for embedded audio systems, and two confirmed alternative codecs with documented technical and application-level distinctions.

Technical Context

The ADAU1781BCPZ integrates dual 24-bit sigma-delta ADCs and DACs with independent programmable PGA stages per channel, wind-noise notch filtering, enhanced stereo capture (ESC), and dynamics processing - all routed through a configurable SigmaDSP core that executes user-defined audio algorithms in real time. Its analog input path supports both pseudo-differential and single-ended microphone configurations, while the output path drives either line-level loads (16 kΩ) or 4–8 Ω speakers directly.

Digital interface flexibility includes I²C/SPI control and serial audio ports supporting I²S, left/right-justified, or TDM formats; the on-chip PLL accepts master clocks from 11 MHz to 20 MHz and generates core clocks for sample rates up to 96 kHz. Power management features include four selectable operating modes (Normal, Power Saving, Enhanced Performance, Extreme Power Saving) with register-controlled mixer boost levels.

Key Specifications

Parameter	Value and Actual Design Meaning
ADC/DAC Resolution	24-bit - Enables >110 dB dynamic range and high-fidelity audio digitization/reconstruction.
Sampling Rate Range	8 kHz to 96 kHz - Supports voice, telephony, music, and professional audio applications without external resampling.
Speaker Output Power	400 mW into 8 Ω - Drives small dynamic speakers directly, eliminating need for external amplifiers in compact designs.
SNR (ADC, A-weighted)	99.2 dB typical at 3.3 V AVDD - Ensures clean microphone capture with minimal self-noise in quiet environments.
THD+N (DAC Line Output)	−88 dB at −3 dBFS - Delivers low-distortion line-level output suitable for headphone drivers or downstream ADCs.
Microphone Bias Options	0.65× or 0.90× AVDD with selectable performance mode - Optimizes SNR and current draw for electret or MEMS microphones.
Digital Interface Support	I²C, SPI, I²S, left/right-justified, TDM - Allows integration with diverse host processors including ARM Cortex-M and FPGA-based controllers.

Pinout & Package

ADAU1781BCPZ uses a 32-lead, 5 mm × 5 mm LFCSP (Lead Frame Chip Scale Package) with exposed thermal pad (EP) for efficient heat dissipation in high-power audio operation.

Pin/Terminal	Circuit Role	Design Meaning
MCKI	Master Clock Input	Accepts 11–20 MHz external clock for PLL-based internal clock generation; required for all audio timing.
BCLK/GPIO2	Bit Clock / General-Purpose I/O	Serial audio bit clock input/output; configurable as GPIO when audio interface is disabled.
LRCLK/GPIO3	Word Select Clock / General-Purpose I/O	Indicates left/right channel boundary in I²S/TDM; dual-function pin supports system-level control signaling.
DAC_SDATA/GPIO0	DAC Serial Data Output / GPIO	Transmits processed audio data to external DAC or codec; reconfigurable for system status indication.
ADC_SDATA/GPIO1	ADC Serial Data Input / GPIO	Receives digitized audio from external ADC or digital microphone; usable as interrupt or sync signal.
SPP/SPN	Speaker Output Differential Pair	Drives 4–8 Ω speakers directly; differential output reduces EMI and improves PSRR vs. single-ended drivers.
AOUTL/AOUTR	Analog Line Output Left/Right	Buffered, rail-to-rail outputs capable of driving 16 kΩ loads; compatible with headphone amplifiers or ADC inputs.
LMICP/RMICP	Left/Right Microphone Non-Inverting Input	Pseudo-differential analog input pins; support electret mic bias and high-impedance signal routing.
LMICN/RMICN	Left/Right Microphone Inverting Input	Completes differential pair; enables common-mode noise rejection and ESC algorithm effectiveness.
PDN	Power-Down Control Input	Active-low hardware pin that places device in standby mode with <1 µA quiescent current; supports fast wake-up.
ADDR0/CDATA	I²C Address Select / SPI Data Out	Configures I²C slave address (0x34 or 0x35); functions as SPI serial data output during read operations.
ADDR1/CLATCH	I²C Address Select / SPI Latch Enable	Second I²C address bit; serves as SPI chip select latch signal for multi-byte register access.
SCL/CCLK	I²C Clock / SPI Clock	Shared clock line supporting both I²C (max 400 kHz) and SPI (up to 25 MHz) protocols.
SDA/COUT	I²C Data / SPI Data In	Bi-directional I²C data line; SPI input during writes, output during reads (with CLATCH synchronization).

Key Features

Feature	Design Value
Wind Noise Detection & Filtering	Hardware-accelerated notch filter targeting 200–600 Hz band; reduces wind-induced distortion without DSP core load.
Enhanced Stereo Capture (ESC)	Real-time inter-channel phase/gain alignment and coherence enhancement - improves spatial fidelity for stereo mic arrays.
Clickless Software Mute	Zero-crossing detection and ramped attenuation prevent audible pop/click during mute/unmute transitions.
Programmable SigmaDSP Core	28-bit × 28-bit MAC-based processor with 1024 × 24-bit program RAM, 2048 × 24-bit parameter RAM, and 1024 × 24-bit data RAM.
Flexible Power Management	Four operating modes + three mixer boost levels per mode - enables precise trade-off between audio quality and battery life.

Applications

Digital Still Cameras	Digital Video Cameras
Use Scenario: Capturing synchronized audio during high-resolution still image bursts with flash-triggered timing constraints. IC Role / Device Role / Timing Role: Audio codec handles microphone pre-amplification, anti-alias filtering, and sample-rate conversion while maintaining tight sync with image sensor exposure timing via shared MCLK. Use Value: Integrated PLL eliminates need for separate clock generator; low-latency ADC/DAC paths ensure audio remains aligned with shutter actuation within ±1 sample period.	Use Scenario: Recording stereo commentary and ambient sound during 1080p/4K video capture with real-time noise suppression. IC Role / Device Role / Timing Role: Performs wind-noise filtering, dynamics compression, and equalization in SigmaDSP core before encoding - reducing host CPU load and memory bandwidth. Use Value: ESC and wind-noise notch filters improve intelligibility in outdoor conditions; 96 kHz capability supports high-fidelity archival recording.
Portable Voice Recorders	Smart Home Audio Sensors
Use Scenario: Long-duration mono/stereo voice logging with ultra-low power consumption and flash storage compatibility. IC Role / Device Role / Timing Role: ADC captures speech with >96 dB SNR; SigmaDSP applies AGC and de-reverberation; DAC outputs to line-in of MCU's USB audio class interface. Use Value: "Extreme Power Saving" mode draws only 14.03 mA at 1.8 V AVDD - enabling >20 hours of continuous recording on a single Li-ion cell.	Use Scenario: Always-on keyword detection and environmental sound classification using edge ML models running on host MCU. IC Role / Device Role / Timing Role: Provides clean, low-jitter 16–48 kHz audio streams to MCU via I²S; GPIO pins signal wake events to suspend/resume host processor. Use Value: Hardware PDN pin enables sub-µA deep-sleep state; programmable mic bias supports low-noise MEMS microphones essential for far-field wake-word accuracy.

Digital Still Cameras

Digital Video Cameras

Use Scenario: Capturing synchronized audio during high-resolution still image bursts with flash-triggered timing constraints.

IC Role / Device Role / Timing Role: Audio codec handles microphone pre-amplification, anti-alias filtering, and sample-rate conversion while maintaining tight sync with image sensor exposure timing via shared MCLK.

Use Value: Integrated PLL eliminates need for separate clock generator; low-latency ADC/DAC paths ensure audio remains aligned with shutter actuation within ±1 sample period.

Use Scenario: Recording stereo commentary and ambient sound during 1080p/4K video capture with real-time noise suppression.

IC Role / Device Role / Timing Role: Performs wind-noise filtering, dynamics compression, and equalization in SigmaDSP core before encoding - reducing host CPU load and memory bandwidth.

Use Value: ESC and wind-noise notch filters improve intelligibility in outdoor conditions; 96 kHz capability supports high-fidelity archival recording.

Portable Voice Recorders

Smart Home Audio Sensors

Use Scenario: Long-duration mono/stereo voice logging with ultra-low power consumption and flash storage compatibility.

IC Role / Device Role / Timing Role: ADC captures speech with >96 dB SNR; SigmaDSP applies AGC and de-reverberation; DAC outputs to line-in of MCU's USB audio class interface.

Use Value: "Extreme Power Saving" mode draws only 14.03 mA at 1.8 V AVDD - enabling >20 hours of continuous recording on a single Li-ion cell.

Use Scenario: Always-on keyword detection and environmental sound classification using edge ML models running on host MCU.

IC Role / Device Role / Timing Role: Provides clean, low-jitter 16–48 kHz audio streams to MCU via I²S; GPIO pins signal wake events to suspend/resume host processor.

Use Value: Hardware PDN pin enables sub-µA deep-sleep state; programmable mic bias supports low-noise MEMS microphones essential for far-field wake-word accuracy.

Equivalent & Alternatives

The following parts are listed as comparable options for similar stereo audio codec applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
ADAU1761BCPZ	Same SigmaDSP core and pinout, but lacks speaker driver and has lower max sampling rate (48 kHz only); 28-lead LFCSP.	No integrated speaker output - requires external amplifier; better suited for line-output-only systems with strict size constraints.	Select ADAU1761BCPZ when speaker drive is unnecessary and PCB area must be minimized by removing power-stage components.
AK4642EN	24-bit stereo codec with 300 mW speaker amp, but no DSP core; I²C-only control; fixed-function audio processing only.	Lacks programmable signal processing - cannot implement custom wind-noise filters, ESC, or AGC algorithms.	Choose AK4642EN for cost-sensitive, fixed-feature applications where SigmaStudio programming is not required.

Compared with ADAU1781BCPZ, ADAU1761BCPZ removes speaker drive to reduce size and cost while retaining full DSP programmability, whereas AK4642EN trades programmability for lower BOM count and simpler firmware integration - making each alternative optimal under distinct system architecture priorities.

Availability

ADAU1781BCPZ is available at Aetrix Electronics and suitable for digital camera modules, portable video recorders, voice-enabled IoT sensors, and smart home audio endpoints requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.

Supply support for ADAU1781BCPZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Analog Devices, Inc. is a global semiconductor leader specializing in high-performance analog, mixed-signal, and DSP technologies for precision signal processing across industrial, automotive, communications, and consumer markets.

The ADAU1781BCPZ belongs to Analog Devices' SigmaDSP audio processor family, designed specifically for embedded systems needing programmable, low-power, high-SNR audio capture and playback with integrated amplification and intelligent noise reduction.

FAQ

What is the maximum sampling rate supported by the ADAU1781BCPZ?

The ADAU1781BCPZ supports sampling rates from 8 kHz to 96 kHz. This range covers voice-band telephony (8–16 kHz), CD-quality audio (44.1 kHz), and high-resolution recording (88.2 kHz and 96 kHz). The PLL accepts master clocks from 11 MHz to 20 MHz and generates internal clocks for all standard rates without external components - ensuring reliable operation in ADAU1781BCPZ-based designs across consumer and prosumer audio applications.

Does the ADAU1781BCPZ include a built-in speaker amplifier?

Yes, the ADAU1781BCPZ integrates a 400 mW Class-D stereo speaker driver with differential SPP/SPN outputs capable of driving 4 Ω or 8 Ω loads. It delivers >100 dB SNR and −60 dB THD+N at full output into 8 Ω, eliminating the need for external amplifiers in compact devices. This feature is fully integrated and controllable via registers - a key differentiator of the ADAU1781BCPZ versus non-amplified codecs like the ADAU1761BCPZ.

How is audio processing configured on the ADAU1781BCPZ?

Audio processing on the ADAU1781BCPZ is implemented using its embedded SigmaDSP® core, programmed via Analog Devices' SigmaStudio graphical development environment. Users design signal flow graphs (e.g., EQ, dynamics, wind-noise filters) which compile to native instructions stored in on-chip RAM. Configuration is loaded at startup via I²C or SPI - enabling field-upgradable audio algorithms without firmware changes. This capability is central to the ADAU1781BCPZ's role in adaptive audio systems.

What microphone input configurations does the ADAU1781BCPZ support?

The ADAU1781BCPZ supports stereo pseudo-differential analog inputs (LMICP/LMICN, RMICP/RMICN) with programmable PGA gain (0–32 dB), plus optional PDM digital microphone inputs (MICD1/MICD2). It also provides configurable microphone bias (0.65× or 0.90× AVDD) with selectable low/high performance modes. These options allow direct connection of electret condenser or MEMS microphones - a critical capability for the ADAU1781BCPZ in mobile and always-on audio sensing applications.

Is the ADAU1781BCPZ pin-compatible with other SigmaDSP codecs?

The ADAU1781BCPZ is pin-compatible with the ADAU1761BCPZ in its 32-lead LFCSP package, sharing identical pin assignments for power, I/O, clocks, and control interfaces. However, ADAU1781BCPZ adds speaker output pins (SPP/SPN) and omits certain test/debug pins present on ADAU1761BCPZ. This partial compatibility allows mechanical reuse in some layouts, but full functional equivalence requires verification of speaker drive requirements and register mapping - confirming true drop-in replacement only for line-output-only use cases.

ADAU1781BCPZ Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc.

Series:: SigmaDSP®

Package/Case:: 32-VFQFN Exposed Pad, CSP

Packaging:: Tray

Product Status:: Obsolete

Type:: Stereo Audio

Data Interface:: I2C, Serial, SPI™

Resolution (Bits):: 24 b

Number of ADCs / DACs:: 2 / 2

Sigma Delta:: No

S/N Ratio, ADCs / DACs (db) Typ:: 100 / 105 (Differential), 100 / 103 (Single-Ended)

Dynamic Range, ADCs / DACs (db) Typ:: 99.2 / 105 (Differential), 99.2 / 103 (Single-Ended)

Voltage - Supply, Analog:: 1.8V ~ 3.65V

Voltage - Supply, Digital:: 1.63V ~ 3.65V

Operating Temperature:: -25°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 32-LFCSP-VQ (5x5)

ADAU1781BCPZ FAQ

1.How can I place an order for ADAU1781BCPZ through Aetrix?

Please submit a Request for Quotation (RFQ) for ADAU1781BCPZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for ADAU1781BCPZ reliable?

The price and inventory of ADAU1781BCPZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADAU1781BCPZ is usually 5 days.

3.What payment methods are accepted for ADAU1781BCPZ?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADAU1781BCPZ transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for ADAU1781BCPZ?

ADAU1781BCPZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your ADAU1781BCPZ order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for ADAU1781BCPZ?

For technical support, including ADAU1781BCPZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADAU1781BCPZ requirements.

6.How does Aetrix verify that ADAU1781BCPZ is sourced from the original manufacturer or authorized distributors?

All ADAU1781BCPZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADAU1781BCPZ meets industry standards.

7.What is the process for return or replacement of ADAU1781BCPZ?

All ADAU1781BCPZ units undergo pre-shipment inspection (PSI). If there is an issue with ADAU1781BCPZ, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The ADAU1781BCPZ part is unused and in its original packaging.

Return procedure for ADAU1781BCPZ:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…