My Inquiry
My Account
Analog Devices Inc. ADAU1850BCBZRL
- Part No.:
- ADAU1850BCBZRL
- Manufacturer:
- Analog Devices Inc.
- Category:
- CODECS
- Package:
- 28-UFBGA, WLCSP
- Datasheet:
-
ADAU1850BCBZRL.pdf
- Description:
- IC ADC/DAC CODEC DSP 28-WLCSP
- Quantity:
- Payment:
- Shipping:
Inventory:2,599
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADAU1850BCBZRL from Analog Devices is a low-power, 24-bit audio codec with integrated FastDSP engine, three analog inputs (2 differential + 1 single-ended), one differential analog output configurable as headphone driver or line output, and support for up to 768 kHz sample rates. It delivers 106 dB ADC SNR (A-weighted) and 110 dB combined DAC+headphone SNR, optimized for real-time active noise cancellation in compact ear-worn devices.
For engineers reviewing the ADAU1850BCBZRL datasheet, ADAU1850BCBZRL pinout, ADAU1850BCBZRL application, or ADAU1850BCBZRL equivalent, key selection considerations include its 28-ball WLCSP package, dual-supply headphone amplifier (HPVDD/HPVDD_L), ASRC capability (1× ASRCI, 3× ASRCO), 5 µs analog-to-analog group delay, and programmable 13-stage equalizer with double-precision MAC engine.
Technical Context
The ADAU1850BCBZRL integrates a dedicated FastDSP audio processing core with biquad filters, limiters, mixers, and volume controls, operating on data paths routed through 2 interpolators and 4 decimators with flexible signal routing. Its PLL supports input clocks from 30 kHz to 27 MHz, enabling synchronization across heterogeneous audio sources without external clock generators.
Analog front-end includes configurable PGA gain (0–24 dB) per ADC channel, selectable voice wake-up or power-saving modes, and independent input impedance settings (e.g., 36 kΩ differential line, 20.6 kΩ single-ended PGA). The DAC output supports low-voltage mode (HPVDD_L = 1.2 V) delivering 10 mW into 32 Ω while maintaining −90 dBV THD+N performance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ADC Resolution | 24-bit - Enables high-fidelity capture of microphone and line signals with >106 dB dynamic range in differential mode. |
| DAC Resolution | 24-bit - Supports high-resolution playback with 110 dB combined SNR into headphone load using A-weighting. |
| Max Sample Rate | 768 kHz - Allows ultrasonic ANC feedforward path processing and oversampled digital filtering without aliasing. |
| Analog-to-Analog Group Delay | 5 µs - Critical for real-time feedback ANC where sub-10 µs latency prevents instability in closed-loop acoustic control. |
| ASRC Channels | 1 ASRCI + 3 ASRCO - Enables seamless integration of asynchronous audio streams (e.g., Bluetooth baseband + MEMS mic + DSP output). |
| Supply Voltages | AVDD = 1.8 V, IOVDD = 1.8–3.3 V, HPVDD = 1.8 V, HPVDD_L = 1.2–1.8 V - Dual-headphone supply enables efficient low-voltage operation while preserving SNR. |
| Package | 28-ball WLCSP, 2.957 mm × 1.757 mm, 0.4 mm pitch - Ultra-compact footprint suitable for space-constrained TWS earbud PCBs. |
Pinout & Package
ADAU1850BCBZRL is housed in a 28-ball, 0.4 mm pitch wafer-level chip-scale package (WLCSP), measuring 2.957 mm × 1.757 mm. Thermal resistance is θJA = 94°C/W (JEDEC 2S2P board), requiring careful thermal via placement under the exposed die pad region.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A1: HPVDD_L | Headphone LDO output supply | Provides 1.2 V bias for low-voltage headphone amplifier stage; requires ≥10 µF local decoupling to HPGND. |
| A2: SCL/SCLK | I²C clock / SPI clock | Configurable dual-function pin; I²C mode requires 2.0 kΩ pull-up; SPI mode supports gated clock operation. |
| A3: DVDD_REG | Internal DVDD regulator output | Supplies internal digital core; must be decoupled with 1 µF + 0.1 µF capacitors to DGND. |
| B1: HPOUTP | Differential headphone output (+) | Non-inverted output paired with C1 (HPOUTN); drives 16–32 Ω loads in normal or low-voltage mode. |
| C1: HPOUTN | Differential headphone output (−) | Inverted complement to B1; forms balanced output path minimizing common-mode noise in headset cables. |
| C4/C5: AINP1/AINP0 | ADC1/ADC0 non-inverting inputs | Differential pair for primary microphone or line input; supports PGA gain and voice wake-up configuration. |
| D4: AIN2 | ADC2 single-ended input | Third analog input for auxiliary sensor or secondary mic; no inverting counterpart - referenced to CM pin (0.85 V). |
| D3: CM | Common-mode reference | Fixed 0.85 V bias source for ADC/DAC common-mode; requires 1 µF decoupling to reduce crosstalk. |
Key Features
| Feature | Design Value |
|---|---|
| Programmable FastDSP engine | Real-time audio processing with 27-bit precision biquads and 13-stage EQ; eliminates need for external DSP in ANC headsets. |
| Low-latency analog path | 5 µs analog-to-analog group delay ensures stable feedback loop response for adaptive noise cancellation algorithms. |
| Dual-supply headphone amplifier | Separate HPVDD (1.8 V) and HPVDD_L (1.2 V) rails enable 10 mW output at −90 dBV THD+N while minimizing power draw. |
| Flexible serial audio interface | Supports I²S, left-justified, and TDM16 formats up to 16 channels - accommodates multi-mic arrays and Bluetooth coexistence. |
| Autocalibrating internal RC oscillator | Eliminates external crystal for basic timing; achieves ±1% accuracy after calibration, reducing BOM count and layout area. |
Applications
| Noise-Canceling Headphones | Bluetooth ANC Earbuds |
|---|---|
Use Scenario: Real-time feedforward + feedback ANC in over-ear headphones with dual-mic topology and wired audio input. IC Role / Device Role / Timing Role: Primary audio codec and ANC processing unit; handles mic preamp, adaptive filter execution, and low-latency DAC output. Use Value: 106 dB ADC SNR captures ambient noise cleanly; 5 µs group delay prevents phase-induced instability in closed-loop control. |
Use Scenario: Compact true wireless stereo (TWS) earbuds with Bluetooth LE audio streaming and on-device hybrid ANC. IC Role / Device Role / Timing Role: Integrated codec + DSP for mic acquisition, ANC algorithm execution, and DAC-driven speaker output. Use Value: 28-ball WLCSP fits <30 mm² PCB area; ASRCI/ASRCO bridges asynchronous Bluetooth baseband and internal DSP clocks. |
| Smartphone Audio Subsystem | Musical Instrument Processors |
Use Scenario: Secondary audio path for voice assistant wake-word detection and far-field speech enhancement in smartphones. IC Role / Device Role / Timing Role: Dedicated low-power audio acquisition block with voice wake-up mode and configurable PGA gain. Use Value: 95 dB SNR in voice wake-up mode enables reliable keyword spotting at low SNR; <2.2 µA power-down current extends battery life. |
Use Scenario: Portable guitar effects pedal with analog input conditioning, real-time DSP-based reverb/distortion, and line-level output. IC Role / Device Role / Timing Role: High-fidelity audio interface and programmable DSP engine handling multi-band EQ, dynamics, and time-based effects. Use Value: 24-bit/192 kHz capability preserves harmonic integrity; 110 dB DAC SNR ensures clean output even with high-gain analog stages. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar audio codec with integrated DSP applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADAU1787BCPZ | 4 ADC / 8 DAC channels; no integrated headphone amp; larger 40-pin LFCSP package; lacks ASRCO channels. | Better suited for multi-channel speaker systems or automotive infotainment; not viable for space-constrained ANC earbuds. | Select ADAU1787BCPZ only when higher channel count and external amplification are required; ADAU1850BCBZRL remains optimal for integrated headphone drive. |
| CS42L52-CNZ | 24-bit codec only (no DSP core); 2 ADC / 2 DAC; 1.8 V single-supply headphone drive; no ASRC; 32-pin QFN package. | Requires external MCU/DSP for ANC processing; lower integration increases latency and BOM cost in closed-loop systems. | Choose CS42L52-CNZ if DSP functionality is handled externally and ultra-low cost outweighs ANC performance requirements. |
Compared with ADAU1787BCPZ and CS42L52-CNZ, the ADAU1850BCBZRL uniquely combines integrated FastDSP, dual-supply headphone amplification, ASRC flexibility, and WLCSP packaging - making it the only option that satisfies simultaneous requirements for low-latency ANC, miniaturization, and self-contained processing in consumer audio wearables.
Availability
ADAU1850BCBZRL is available at Aetrix Electronics and suitable for noise-canceling headphones, Bluetooth earbuds, and smartphone voice assistant subsystems requiring stable component supply, long-term lifecycle support, and traceable sourcing for production ramp.
Supply support for ADAU1850BCBZRL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and DSP technologies, serving industrial, automotive, communications, and consumer markets with precision signal processing solutions.
The ADAU1850BCBZRL belongs to Analog Devices' SigmaDSP® audio processor family, designed specifically for ultra-low-latency, high-SNR audio signal acquisition and real-time processing in portable and wearable noise-cancellation applications.
FAQ
What is the primary function of the ADAU1850BCBZRL in an active noise cancellation system?
The ADAU1850BCBZRL serves as the central audio signal processor and codec in ANC systems, performing simultaneous analog-to-digital conversion of multiple microphone inputs, executing real-time adaptive filtering via its FastDSP engine, and driving the headphone output with minimal latency. Its 5 µs analog-to-analog group delay and 106 dB ADC SNR directly enable stable, high-fidelity noise cancellation - a capability confirmed in the datasheet's ANC-mode power consumption tables and functional block diagram.
Does the ADAU1850BCBZRL require an external crystal oscillator?
No, the ADAU1850BCBZRL features an internal RC oscillator with autocalibration support, eliminating the need for an external crystal in many applications. While it also accepts external clocks (30 kHz–27 MHz) via CLKIN for higher precision, the internal oscillator achieves ±1% accuracy post-calibration and is explicitly enabled in default power-on configuration - as documented in the "Internal RC Oscillator" section of the datasheet.
How does the ADAU1850BCBZRL manage power efficiency in battery-powered earbuds?
The ADAU1850BCBZRL reduces power consumption through multiple hardware features: programmable voice wake-up mode (95 dB SNR at <100 µA), dual-supply headphone amplifier (HPVDD_L = 1.2 V for 10 mW output), and hardware power-down (PD pin) drawing just 0.7 µA. Datasheet Table 4 and Table 6 confirm these values under defined test conditions, including 1.2 V HPVDD_L supply and ANC-specific configurations.
Can the ADAU1850BCBZRL interface directly with Bluetooth audio SoCs operating at different sample rates?
Yes, the ADAU1850BCBZRL supports asynchronous sample rate conversion with one ASRCI (input) and three ASRCO (output) channels, enabling seamless bridging between Bluetooth baseband streams (e.g., 44.1 kHz or 48 kHz) and internal DSP processing at 192 kHz or 384 kHz. This capability is specified in Table 7 ("Digital Filters") and validated in typical ANC-mode configurations where ASRCI/ASRCO channels are actively used.
What are the critical PCB layout requirements for the ADAU1850BCBZRL's headphone amplifier section?
Critical layout requirements include: (1) wide copper traces for A1 (HPVDD_L) and D2 (HPVDD) to handle peak headphone current; (2) separate HPGND plane tied to AGND/DGND at a single point; (3) 10 µF decoupling capacitors placed adjacent to A1 and D2 pins; and (4) 1 µF capacitor on D3 (CM) referenced to ground. These are mandated in the "Layout" and "Pin Configuration" sections of the datasheet to prevent crosstalk and ensure PSRR > 80 dB on HPVDD.
ADAU1850BCBZRL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 28-UFBGA, WLCSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Audio
- Data Interface:
- Serial
- Resolution (Bits):
- 24 b
- Number of ADCs / DACs:
- 3 / 1
- Sigma Delta:
- Yes
- S/N Ratio, ADCs / DACs (db) Typ:
- -
- Dynamic Range, ADCs / DACs (db) Typ:
- 110 / 130
- Voltage - Supply, Analog:
- 1.7V ~ 1.98V
- Voltage - Supply, Digital:
- 1.62V ~ 3.63V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-WLCSP (2.96x1.76)
ADAU1850BCBZRL FAQ
1.How can I place an order for ADAU1850BCBZRL through Aetrix?
Please submit a Request for Quotation (RFQ) for ADAU1850BCBZRL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADAU1850BCBZRL reliable?
The price and inventory of ADAU1850BCBZRL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADAU1850BCBZRL is usually 5 days.
3.What payment methods are accepted for ADAU1850BCBZRL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADAU1850BCBZRL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADAU1850BCBZRL?
ADAU1850BCBZRL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADAU1850BCBZRL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADAU1850BCBZRL?
For technical support, including ADAU1850BCBZRL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADAU1850BCBZRL requirements.
6.How does Aetrix verify that ADAU1850BCBZRL is sourced from the original manufacturer or authorized distributors?
All ADAU1850BCBZRL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADAU1850BCBZRL meets industry standards.
7.What is the process for return or replacement of ADAU1850BCBZRL?
All ADAU1850BCBZRL units undergo pre-shipment inspection (PSI). If there is an issue with ADAU1850BCBZRL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADAU1850BCBZRL part is unused and in its original packaging.
Return procedure for ADAU1850BCBZRL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADAU1850BCBZRL Tags
-
NAU88C22YG
Nuvoton Technology Corporation
-
TLV320AIC3100IRHBR
Texas Instruments
-
DA7212-01UM2
Renesas
-
NAU8810YG
Nuvoton Technology Corporation
-
DA7218-00U32
Renesas
-
CMX655DQ6-TR1K
CML Micro
-
SGTL5000XNLA3
NXP Semiconductors
-
TLV320AIC3104IRHBR
Texas Instruments
-
MAX9867EWV+T
Analog Devices Inc./Maxim Integrated
-
MAX9860ETG+T
Analog Devices Inc./Maxim Integrated
-
TLV320AIC3106IRGZR
Texas Instruments
-
SGTL5000XNLA3R2
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
