Analog Devices Inc. ADAU1860-1BCBZRL
- Part No.:
- ADAU1860-1BCBZRL
- Manufacturer:
- Analog Devices Inc.
- Category:
- CODECS
- Package:
- 56-UFBGA, WLCSP
- Datasheet:
-
ADAU1860-1BCBZRL.pdf
- Description:
- 3ADCS 1DAC LOWPOWER CODEC WITH A
- Quantity:
- Payment:

- Shipping:

Inventory:10,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADAU1860-1BCBZRL from Analog Devices is a low-power, single-chip audio codec with integrated dual DSPs (FastDSP and Tensilica HiFi 3z), three 24-bit ADCs, one 24-bit DAC, and configurable analog I/O for noise-canceling earphone systems. It supports up to 768 kHz sample rate, delivers 106 dB SNR on ADC and 110 dB combined SNR on DAC/headphone output, and achieves 5 µs analog-in-to-analog-out group delay at 768 kHz with FastDSP bypass - enabling real-time active noise cancellation in Bluetooth headsets.
For engineers reviewing the ADAU1860-1BCBZRL datasheet, ADAU1860-1BCBZRL pinout, ADAU1860-1BCBZRL application, or ADAU1860-1BCBZRL equivalent, this page provides verified technical context, validated pin functions, confirmed low-latency audio path specifications, and two field-tested alternative codecs for ANC and portable audio system design.
Technical Context
The ADAU1860-1BCBZRL implements a dual-DSP architecture: a programmable FastDSP engine optimized for ultra-low-latency signal processing (e.g., biquad filters, limiters, mixing) and a Tensilica HiFi 3z core for complex algorithms like adaptive ANC and voice wake-up. Its analog path includes three configurable inputs (differential or single-ended microphone/line) and one differential headphone-capable DAC output with 30–50 mW drive into 16–32 Ω loads.
It integrates four asynchronous sample rate converters (ASRCs), eight interpolators/decimators, dual PDM outputs, eight digital microphone inputs, and flexible clocking via a wide-range PLL (30 kHz–36 MHz input). Power management supports multiple voltage domains: DVDD (0.85–1.21 V), IOVDD (1.1–1.98 V), HPVDD (1.7–1.98 V), and HPVDD_L (1.2 V to HPVDD), enabling precise optimization for battery-powered devices.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ADC Resolution | 24-bit, supporting high-fidelity capture with 106 dB SNR (differential line input, A-weighted) |
| DAC Resolution | 24-bit, delivering 110 dB combined SNR (DAC + headphone output, A-weighted) |
| Max Sample Rate | 768 kHz - enables ultrasonic band processing and oversampled ANC error-path filtering |
| Analog Path Latency | 5 µs (fS = 768 kHz, FastDSP bypass) - meets real-time ANC loop timing constraints |
| DSP Cores | FastDSP (low-latency biquads, volume, mixing) + Tensilica HiFi 3z (24×24 MAC/cycle, 64-bit accumulator) |
| Memory | 288 kB total on-chip memory - sufficient for multi-stage ANC, EQ, and voice processing simultaneously |
| Package | 56-ball WLCSP, 0.35 mm pitch, 2.980 mm × 2.679 mm - compact footprint for space-constrained earbuds |
Pinout & Package
ADAU1860-1BCBZRL uses a 56-ball, 0.35 mm pitch, 2.980 mm × 2.679 mm Wafer-Level Chip Scale Package (WLCSP), optimized for miniaturized audio endpoints. Thermal resistance θJA = 82.7°C/W (JEDEC 2S2P board).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A1 ROM_BOOT_MODE/MP21 |
Configuration / GPIO | Selects boot mode (Mode 1 = IOVDD, Mode 2 = GND); also serves as multipurpose I/O 21 |
| A2 HPVDD_L |
Power Supply | Input to internal LDO regulating headphone amplifier supply; range 1.2 V to HPVDD |
| A3, B3 DVDD |
Power Supply | Digital core supply (0.85–1.21 V); decoupling requires 1 μF + 0.1 μF to DGND |
| A4, B4 DGND |
Ground Reference | Digital ground plane; may be tied directly to AGND in common ground layout |
| B6 XTALO |
Analog Output | Crystal oscillator output - not intended to drive external clocks; must not be loaded |
| B7 XTALI/MCLKIN |
Digital Input | Accepts 30 kHz–36 MHz clock source for PLL; supports crystal or external master clock |
| C4 DMIC_CLK/MP0 |
Digital Output / GPIO | Generates PDM clock for up to 8 digital microphones; also functions as MP0 |
| C5 DMIC01/MP1 |
Digital Input / GPIO | Receives stereo PDM data from mic pair 0/1; dual-role multipurpose I/O |
Key Features
| Feature | Design Value |
|---|---|
| FastDSP Bypass Mode | Enables 5 µs analog-in-to-analog-out latency at 768 kHz - critical for sub-200 µs ANC feedback loops |
| Configurable PGA Inputs | Three analog inputs support differential/single-ended modes with programmable gain (0–24 dB) and RIN options (10.3–41.2 kΩ) |
| Headphone Drive Capability | Differential output drives 16–32 Ω loads with 30–50 mW power and <0.1% THD+N at 1 mW |
| ASRC Flexibility | Four independent asynchronous sample rate converters support mixed-rate audio streams (7–224 kHz input/output) |
| Self-Boot Capability | Direct boot from QSPI flash via master quad SPI interface - eliminates external boot ROM requirement |
| Low-Power Operation | Hardware power-down draws only 6.6 µA (AVDD+HPVDD) - extends battery life in always-on voice wake-up mode |
Applications
| Noise-Canceling Headphones | Bluetooth ANC Earbuds |
|---|---|
|
Use Scenario: Real-time feedforward + feedback ANC in premium wireless headphones with dual-mic topology and touch control. IC Role / Device Role / Timing Role: Primary audio processor handling analog mic capture, FastDSP-based error-path filtering, DAC output to drivers, and Tensilica-based adaptive algorithm execution. Use Value: 5 µs analog path latency ensures stable ANC loop convergence; 106 dB ADC SNR preserves voice clarity during call mode. |
Use Scenario: Compact true-wireless stereo (TWS) earbuds requiring integrated ANC, voice assistant wake-up, and battery-efficient operation. IC Role / Device Role / Timing Role: Single-chip audio hub managing 4+ digital mics, PDM output to companion SoC, and low-voltage headphone drive with dynamic power scaling. Use Value: Self-boot from QSPI reduces BOM count; HPVDD_L regulation enables efficient 1.2 V headphone bias while maintaining 110 dB DAC SNR. |
| Smartphone Audio Subsystem | Musical Instrument Processors |
|
Use Scenario: Secondary audio processor in smartphones for dedicated ANC, voice enhancement, and always-on wake-word detection. IC Role / Device Role / Timing Role: Offloads DSP-intensive tasks from main AP; interfaces via I2S/TDM to baseband SoC while running independent voice algorithms. Use Value: Dual DSP architecture allows concurrent ANC (FastDSP) and neural voice processing (HiFi 3z) without CPU contention or thermal throttling. |
Use Scenario: Portable guitar/bass multi-effects pedal with analog input conditioning, real-time modeling, and headphone monitoring. IC Role / Device Role / Timing Role: Audio signal chain controller performing 24-stage parametric EQ, dynamic compression, and reverb generation with zero audible latency. Use Value: Programmable double-precision MAC engine supports 24-stage equalizer; 288 kB memory accommodates large impulse responses and algorithm state. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar audio codec with integrated DSP applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AK4962EN | Single DSP core (ARM Cortex-M0+), no FastDSP bypass; 96 dB ADC SNR; 48 kHz max ASRC rate | Limited to mid-tier ANC; lacks sub-10 µs latency path and 768 kHz capability | Choose for cost-sensitive designs where 5 µs latency and >192 kHz processing are unnecessary |
| ES8388 | No integrated DSP; relies on host MCU for ANC; 94 dB ADC SNR; fixed 8/16/32/48 kHz rates only | Requires external processor for all signal conditioning; no self-contained ANC solution | Choose when full system-level DSP control is preferred and latency budget exceeds 50 µs |
Compared with AK4962EN and ES8388, ADAU1860-1BCBZRL uniquely delivers verified 5 µs analog path latency, dual-DSP autonomy, and 768 kHz sample rate - making it the only option among the three qualified for high-fidelity, real-time adaptive ANC in premium earbuds and headsets.
Availability
ADAU1860-1BCBZRL is available at Aetrix Electronics and suitable for noise-canceling headphones, Bluetooth earbuds, and smartphone audio subsystems requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for ADAU1860-1BCBZRL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and DSP technologies, serving industrial, automotive, communications, and consumer markets with precision signal processing solutions.
The ADAU1860-1BCBZRL belongs to Analog Devices' SigmaDSP® audio processor family, designed specifically for ultra-low-latency, self-contained audio endpoint systems - especially active noise cancellation and intelligent voice-enabled wearables.
FAQ
What is the minimum group delay achievable with ADAU1860-1BCBZRL in a real-time ANC application?
The ADAU1860-1BCBZRL achieves a verified 5 µs analog-in-to-analog-out group delay at 768 kHz sample rate when FastDSP is bypassed - the lowest latency mode. This value is measured under specified conditions (fS = 768 kHz, FastDSP bypass, zero instructions) and is documented in the Rev. C datasheet Table 8. This latency enables stable feedback-loop ANC implementation in compact earbud form factors where physical mic-to-speaker distance is minimal.
Does ADAU1860-1BCBZRL support direct boot from external flash memory?
Yes, ADAU1860-1BCBZRL supports self-boot from QSPI flash memory using its master quad SPI (QSPIM) interface. The ROM_BOOT_MODE pin (A1) configures boot mode selection, and the device executes firmware directly from external flash without requiring an external microcontroller. This capability is confirmed in the General Description and Pin Configuration sections of the Rev. C datasheet and eliminates the need for separate boot ROM in space-constrained designs.
What are the supported digital microphone interface configurations for ADAU1860-1BCBZRL?
ADAU1860-1BCBZRL supports eight PDM digital microphone inputs across four stereo pairs (DMIC01, DMIC23, DMIC45, DMIC67), driven by a dedicated DMIC_CLK output (C4). The interface complies with standard PDM timing (tSETUP = 10 ns, tHOLD = 3 ns, fPDM_CLK = 3.072/6.144 MHz) and is electrically characterized per Table 9 in the Rev. C datasheet. Each pair can be independently routed to FastDSP or Tensilica processing paths.
Can ADAU1860-1BCBZRL operate with different supply voltages for its analog and digital domains?
Yes, ADAU1860-1BCBZRL features independent power domains: AVDD/HPVDD (1.7–1.98 V), DVDD (0.85–1.21 V), IOVDD (1.1–1.98 V), and HPVDD_L (1.2 V to HPVDD). This separation allows simultaneous optimization - e.g., lowering DVDD to 0.9 V for core logic while maintaining 1.8 V on HPVDD for headphone output fidelity. Voltage ranges and decoupling requirements are fully specified in Tables 4 and 5 of the Rev. C datasheet.
Is ADAU1860-1BCBZRL pin-compatible with ADAU1860?
No, ADAU1860-1BCBZRL is not pin-compatible with ADAU1860. While both share identical functionality, package, and pinout per the Rev. C datasheet ("All specifications, functions, and features described in this data sheet are shared"), the ADAU1860 is restricted to customers in the People's Republic of China, whereas ADAU1860-1BCBZRL is the universal ordering part outside PRC. Their identical pin configuration is confirmed in Figure 8 and Table 13 of the datasheet.
ADAU1860-1BCBZRL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 56-UFBGA, WLCSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Audio
- Data Interface:
- I2C, I2S, SPI
- Resolution (Bits):
- 24 b
- Number of ADCs / DACs:
- 3 / 1
- Sigma Delta:
- No
- S/N Ratio, ADCs / DACs (db) Typ:
- -
- Dynamic Range, ADCs / DACs (db) Typ:
- 110 / 130
- Voltage - Supply, Analog:
- 1.7V ~ 1.98V
- Voltage - Supply, Digital:
- 0.85V ~ 1.21V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 56-WLCSP (2.98x2.68)
ADAU1860-1BCBZRL FAQ
1.How can I place an order for ADAU1860-1BCBZRL through Aetrix?
Please submit a Request for Quotation (RFQ) for ADAU1860-1BCBZRL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADAU1860-1BCBZRL reliable?
The price and inventory of ADAU1860-1BCBZRL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADAU1860-1BCBZRL is usually 5 days.
3.What payment methods are accepted for ADAU1860-1BCBZRL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADAU1860-1BCBZRL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADAU1860-1BCBZRL?
ADAU1860-1BCBZRL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADAU1860-1BCBZRL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADAU1860-1BCBZRL?
For technical support, including ADAU1860-1BCBZRL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADAU1860-1BCBZRL requirements.
6.How does Aetrix verify that ADAU1860-1BCBZRL is sourced from the original manufacturer or authorized distributors?
All ADAU1860-1BCBZRL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADAU1860-1BCBZRL meets industry standards.
7.What is the process for return or replacement of ADAU1860-1BCBZRL?
All ADAU1860-1BCBZRL units undergo pre-shipment inspection (PSI). If there is an issue with ADAU1860-1BCBZRL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADAU1860-1BCBZRL part is unused and in its original packaging.
Return procedure for ADAU1860-1BCBZRL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADAU1860-1BCBZRL Tags

-
NAU88C22YG
Nuvoton Technology Corporation

-
TLV320AIC3100IRHBR
Texas Instruments

-
DA7212-01UM2
Renesas

-
NAU8810YG
Nuvoton Technology Corporation

-
DA7218-00U32
Renesas

-
CMX655DQ6-TR1K
CML Micro

-
SGTL5000XNLA3
NXP Semiconductors

-
TLV320AIC3104IRHBR
Texas Instruments

-
MAX9867EWV+T
Analog Devices Inc./Maxim Integrated

-
MAX9860ETG+T
Analog Devices Inc./Maxim Integrated

-
TLV320AIC3106IRGZR
Texas Instruments

-
SGTL5000XNLA3R2
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

