Analog Devices Inc. ADAV803ASTZ
- Part No.:
- ADAV803ASTZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- CODECS
- Package:
- 64-LQFP
- Datasheet:
-
ADAV803ASTZ.pdf
- Description:
- IC CODEC AUDIO R-DVD 3.3V 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,022
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADAV803ASTZ from Analog Devices is a stereo audio codec IC designed for DVD-recordable and CD-R/W systems, integrating ADC (102 dB DR @ 48 kHz), DAC (101 dB DR @ 48 kHz), and sample rate converter (140 dB DR) in a single 64-lead LQFP package. It supports asynchronous dual-domain operation with independent 32–192 kHz playback and 48/96 kHz record sampling, and features I²C control, S/PDIF I/O, and PLL-based MCLK generation for DVDR system timing.
For engineers reviewing the ADAV803ASTZ datasheet, ADAV803ASTZ pinout, ADAV803ASTZ application, or ADAV803ASTZ equivalent, this page delivers verified functional architecture, validated pin-level circuit roles, confirmed dynamic range and THD+N performance at multiple sample rates, and real-world use cases in optical disc recording systems requiring simultaneous analog capture, digital format conversion, and high-fidelity playback.
Technical Context
The ADAV803ASTZ implements a second-order multibit Σ-Δ ADC with Sinc⁵ + three half-band FIR decimation (910 μs group delay @ 48 kHz) and a matched 24-bit DAC with interpolation filtering (630 μs group delay @ 48 kHz). Its sample rate converter supports 8–192 kHz bidirectional conversion with 140 dB dynamic range and 120 dB THD+N, enabling seamless interoperation between disparate digital audio domains.
On-chip PLLs generate SYSCLK1–3 (256–768 × fS) and MCLKO (27/54 MHz) from XIN (27 MHz) or MCLKI, while DIR/DIT blocks comply with IEC 60958 for S/PDIF input/output. All analog sections operate from 3.3 V AVDD with ±1.0 Vrms input/output swing, and digital interfaces support 3.0–3.6 V ODVDD with 2.0 V VIH min.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ADC Dynamic Range | 102 dB A-weighted @ 48 kHz - enables high-fidelity digitization of line-level analog inputs without noise floor limitation |
| DAC Dynamic Range | 101 dB A-weighted @ 48 kHz - supports 24-bit resolution playback with >16-bit effective noise floor |
| SRC Dynamic Range | 140 dB @ 44.1→48 kHz - preserves signal integrity during sample rate translation across optical disc formats |
| Sample Rate Support | ADC: 48/96 kHz; DAC: 32–192 kHz - matches DVD-R, CD-R/W, and auxiliary digital audio interface requirements |
| PGA Gain Range | 0–24 dB in 0.5 dB steps - allows precise analog input level optimization before Σ-Δ conversion |
| Power Supply | AVDD = 3.3 V, DVDD = 3.3 V, ODVDD = 3.0–3.6 V - enables single-supply system integration with flexible digital I/O voltage |
| Package | 64-lead LQFP (10 mm × 10 mm, 0.5 mm pitch) - standard surface-mount footprint compatible with DVD recorder PCB layouts |
Pinout & Package
ADAV803ASTZ is housed in a 64-lead LQFP package with exposed thermal pad (not electrically connected), rated for −40°C to +85°C operation. Pin functions are validated per Analog Devices Rev. A datasheet Figure 2 and Table 6.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VINL / VINR | Analog audio input (L/R) | Single-ended 1.0 Vrms full-scale inputs with integrated PGA and high-pass filter (0.9 Hz cutoff) |
| VOUTL / VOUTR | Analog audio output (L/R) | Single-ended 1.0 Vrms full-scale outputs with 60 Ω source impedance and independent 256-step digital volume control |
| ILRCLK / IBCLK / ISDATA | Playback digital input port | I²S-justified slave-mode interface accepting 32–192 kHz streams for DAC feeding |
| OLRCLK / OBCLK / OSDATA | Record digital output port | I²S-justified slave-mode interface delivering 48/96 kHz ADC data to host processor or SRC |
| DIRIN / DITOUT | S/PDIF digital I/O | IEC 60958-compliant receiver (27.2–200 kHz) and transmitter (27.2–200 kHz) for optical/coaxial digital audio |
| SDA / SCL / AD0 / AD1 | I²C control interface | 400 kHz I²C bus with 7-bit address (0x34–0x37) for register configuration of all functional blocks |
| XIN / XOUT / MCLKI / MCLKO | Timing reference inputs/outputs | Supports crystal (27 MHz) or external MCLK (12.288–54 MHz); generates synchronized SYSCLK1–3 for internal domain clocks |
| RESET | Asynchronous reset | Active-low signal initializing all registers and disabling analog/digital blocks until deasserted |
Key Features
| Feature | Design Value |
|---|---|
| Asynchronous ADC/DAC operation | Enables independent sample rate domains (e.g., 48 kHz record + 96 kHz playback) without clock domain crossing artifacts |
| Integrated sample rate converter (SRC) | 140 dB DR conversion between 8–192 kHz rates eliminates need for external resampling ASIC in multi-format recorders |
| Programmable gain amplifier (PGA) | 0–24 dB gain in 0.5 dB steps with automatic level control (ALC) prevents clipping during variable-level analog capture |
| Dual S/PDIF I/O (DIR/DIT) | Full IEC 60958 compliance on both input and output enables direct connection to optical drive digital audio paths |
| Low-jitter PLL clocks | SYSCLK1 jitter = 65 ps rms ensures stable timing for high-resolution DAC reconstruction and digital audio transport |
Applications
| DVD Recordable System | CD-R/W Recorder |
|---|---|
Use Scenario: Capturing analog line-in audio while simultaneously playing back digital audio tracks during DVD burning. IC Role / Device Role / Timing Role: ADAV803ASTZ serves as the central audio hub-ADC digitizes analog input, DAC renders playback audio, and SRC synchronizes mismatched sample rates between sources. Use Value: Eliminates external resampling logic and reduces BOM count by consolidating record, playback, and format conversion into one IC with guaranteed 102/101 dB DR performance. |
Use Scenario: Recording audio from analog sources to CD-R media while monitoring through headphones with zero-latency analog monitoring path. IC Role / Device Role / Timing Role: ADAV803ASTZ operates ADC and DAC in parallel with independent clocks; ZEROL/INT pin provides real-time zero-crossing detection for glitch-free monitoring switching. Use Value: Enables true zero-latency analog monitoring via direct VINL/VINR → VOUTL/VOUTR path while digital processing runs concurrently-critical for professional audio capture. |
| Auxiliary Digital Audio Interface | DVDR System Clock Generator |
Use Scenario: Routing auxiliary digital audio (e.g., from TV tuner or game console) to optical drive for recording alongside main program audio. IC Role / Device Role / Timing Role: ADAV803ASTZ uses IAUX/ OAUX ports to accept and route auxiliary streams through SRC to record or playback domains without CPU intervention. Use Value: Provides dedicated auxiliary I/O channels with full sample rate flexibility (8–192 kHz), avoiding time-sharing conflicts on primary digital ports. |
Use Scenario: Generating precise, low-jitter master clocks for MPEG-2 encoder, servo controller, and laser driver in DVD recorder SoC subsystems. IC Role / Device Role / Timing Role: ADAV803ASTZ PLL1/PLL2 produce SYSCLK1 (256–768 × fS), SYSCLK2, and SYSCLK3 with 65–75 ps rms jitter-meeting DVDR system timing budgets. Use Value: Replaces discrete crystal oscillators and clock buffers, reducing board area and EMI while ensuring phase-coherent timing across critical subsystems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar stereo audio codec applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AK4583VN | Lower DR (98 dB ADC/96 dB DAC), no integrated SRC, 48 kHz max DAC rate, requires external PLL | Limited to CD-quality playback only; cannot support 96/192 kHz DVD-Audio or SRC-based format bridging | Choose for cost-sensitive CD-R/W designs where 48 kHz operation suffices and external resampling is acceptable |
| CS4272-CQZ | Higher THD+N (−100 dB vs −91 dB), 192 kHz DAC but no ADC SRC, separate DIR/DIT not integrated | Requires external S/PDIF transceiver and clock management; lacks ALC and PGA for analog input conditioning | Prefer when ultra-low distortion is prioritized over integrated functionality and system-level simplification |
Compared with AK4583VN and CS4272-CQZ, the ADAV803ASTZ uniquely integrates high-DR ADC/DAC, full-featured SRC, dual S/PDIF I/O, and programmable analog front-end in one LQFP package-making it the only solution qualified for multi-format DVD-recordable systems requiring concurrent analog capture, digital format translation, and high-fidelity playback.
Availability
ADAV803ASTZ is available at Aetrix Electronics and suitable for DVD-recordable systems, CD-R/W recorders, and optical disc authoring equipment requiring stable component supply, long-term lifecycle support, and guaranteed commercial temperature range (−40°C to +85°C) operation.
Supply support for ADAV803ASTZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with design centers worldwide and a 50+ year heritage in precision signal chain solutions.
The ADAV803ASTZ belongs to Analog Devices' audio codec product line, engineered specifically for optical disc recording platforms requiring integrated analog capture, digital playback, and sample-rate interoperability across DVD and CD standards.
FAQ
What sample rates does the ADAV803ASTZ support for ADC and DAC operation?
The ADAV803ASTZ supports 48 kHz and 96 kHz sampling for its stereo analog-to-digital converter (ADC), and 32 kHz, 44.1 kHz, 48 kHz, 96 kHz, and 192 kHz for its stereo digital-to-analog converter (DAC). This range covers all major optical disc formats including DVD-R, DVD-RW, CD-R, and CD-RW. The device's integrated sample rate converter further enables seamless bridging between these domains, allowing the ADAV803ASTZ to process inputs and outputs at mismatched rates without external components.
Does the ADAV803ASTZ include built-in automatic level control (ALC) for analog recording?
Yes, the ADAV803ASTZ includes a fully programmable automatic level control (ALC) block in its ADC channel. It monitors the digital output level and dynamically adjusts the programmable gain amplifier (PGA) in 0.5 dB steps to prevent clipping during analog input capture. The ALC supports configurable attack and recovery modes-including no-recovery mode to avoid audible gain modulation-and operates independently of the DAC or SRC sections, making it ideal for unattended recording in DVD-recordable systems.
How is the ADAV803ASTZ clocked, and what timing sources does it support?
The ADAV803ASTZ supports multiple clocking configurations: it can accept a 27 MHz crystal via XIN/XOUT, an external master clock (MCLKI) from 12.288 MHz to 54 MHz, or derive clocks internally using its dual PLL architecture. From these sources, it generates SYSCLK1–3 (256–768 × fS) and MCLKO (27/54 MHz) with jitter as low as 65 ps rms. This flexibility allows the ADAV803ASTZ to synchronize precisely with DVDR system timing requirements while maintaining low-phase-noise performance essential for high-fidelity audio conversion.
Can the ADAV803ASTZ handle S/PDIF digital audio I/O directly?
Yes, the ADAV803ASTZ integrates both a digital interface receiver (DIR) and digital interface transmitter (DIT) compliant with IEC 60958 (S/PDIF). The DIR accepts digital audio at sample rates from 27.2 kHz to 200 kHz with differential 200 mV input sensitivity, while the DIT outputs compliant S/PDIF signals on DITOUT. These blocks operate independently of the ADC/DAC paths, enabling the ADAV803ASTZ to function as a complete digital audio gateway-routing S/PDIF streams to/from the SRC, DAC, or record channels without host processor involvement.
What is the power supply configuration required for the ADAV803ASTZ?
The ADAV803ASTZ requires three independent supply domains: AVDD = 3.0–3.6 V (typ. 3.3 V) for analog circuitry including ADC, DAC, and reference sections; DVDD = 3.0–3.6 V (typ. 3.3 V) for core digital logic; and ODVDD = 3.0–3.6 V for digital I/O buffers (DIR/DIT, I²C, serial ports). Total typical operating current is 111 mA (60 mA analog + 38 mA digital + 13 mA interface), with power-down modes reducing current to 24.2 mA total-enabling efficient thermal management in compact optical drive enclosures.
ADAV803ASTZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 64-LQFP
- Packaging:
- Tray
- Product Status:
- Obsolete
- Type:
- Audio
- Data Interface:
- Serial
- Resolution (Bits):
- 24 b
- Number of ADCs / DACs:
- 2 / 2
- Sigma Delta:
- No
- S/N Ratio, ADCs / DACs (db) Typ:
- -
- Dynamic Range, ADCs / DACs (db) Typ:
- 102 / 101
- Voltage - Supply, Analog:
- 3V ~ 3.6V
- Voltage - Supply, Digital:
- 3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 64-LQFP (10x10)
ADAV803ASTZ FAQ
1.How can I place an order for ADAV803ASTZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ADAV803ASTZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADAV803ASTZ reliable?
The price and inventory of ADAV803ASTZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADAV803ASTZ is usually 5 days.
3.What payment methods are accepted for ADAV803ASTZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADAV803ASTZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADAV803ASTZ?
ADAV803ASTZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADAV803ASTZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADAV803ASTZ?
For technical support, including ADAV803ASTZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADAV803ASTZ requirements.
6.How does Aetrix verify that ADAV803ASTZ is sourced from the original manufacturer or authorized distributors?
All ADAV803ASTZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADAV803ASTZ meets industry standards.
7.What is the process for return or replacement of ADAV803ASTZ?
All ADAV803ASTZ units undergo pre-shipment inspection (PSI). If there is an issue with ADAV803ASTZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADAV803ASTZ part is unused and in its original packaging.
Return procedure for ADAV803ASTZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADAV803ASTZ Tags

-
NAU88C22YG
Nuvoton Technology Corporation

-
TLV320AIC3100IRHBR
Texas Instruments

-
DA7212-01UM2
Renesas

-
NAU8810YG
Nuvoton Technology Corporation

-
DA7218-00U32
Renesas

-
CMX655DQ6-TR1K
CML Micro

-
SGTL5000XNLA3
NXP Semiconductors

-
TLV320AIC3104IRHBR
Texas Instruments

-
MAX9867EWV+T
Analog Devices Inc./Maxim Integrated

-
MAX9860ETG+T
Analog Devices Inc./Maxim Integrated

-
TLV320AIC3106IRGZR
Texas Instruments

-
SGTL5000XNLA3R2
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

