Texas Instruments ADC07D1520CIYB/NOPB
- Part No.:
- ADC07D1520CIYB/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 128-LQFP Exposed Pad
- Datasheet:
-
ADC07D1520CIYB/NOPB.pdf
- Description:
- IC ADC 7BIT FOLD INTERP 128HLQFP
- Quantity:
- Payment:

- Shipping:

Inventory:118
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADC07D1520CIYB/NOPB from Texas Instruments is a dual-channel, 7-bit, low-power CMOS analog-to-digital converter capable of 1.5 GSPS per channel (or 3.0 GSPS in interleaved mode), delivering 6.8 ENOB at 748 MHz input with 10⁻¹⁸ code error rate, used in direct RF down-conversion and high-speed test instrumentation.
For engineers reviewing the ADC07D1520CIYB/NOPB datasheet, ADC07D1520CIYB/NOPB pinout, ADC07D1520CIYB/NOPB application, or ADC07D1520CIYB/NOPB equivalent, key selection considerations include LVDS output formatting (SDR/DDR), 1:2 demultiplexer mode support, interleave synchronization capability, and industrial-temperature operation with exposed-pad LQFP thermal management.
Technical Context
The ADC07D1520CIYB/NOPB employs a folding-and-interpolating architecture with fully differential comparators and a self-calibrating sample-and-hold amplifier to maintain flat dynamic performance beyond Nyquist. Its dual independent channels support non-demux (3.0 GSPS single-mode) or 1:2 demux (1.5 GSPS per bus) LVDS output routing.
It features dual differential clock inputs (CLK±), two sets of LVDS data outputs (DI/DQ and DId/DQd), programmable full-scale range via FSR pin or register, and extended control mode enabled by ECE pin for serial interface configuration - all operating from a single +1.9 V ±0.1 V supply with <1.9 W typical power in 1:2 demux mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 7 bits with guaranteed no missing codes across −40°C to +85°C. |
| Max Sample Rate | 1.5 GSPS per channel (dual); 3.0 GSPS when interleaved as single converter. |
| ENOB @ 748 MHz | 6.8 bits typical - enables accurate digitization of wideband RF signals near Nyquist. |
| Code Error Rate | 10⁻¹⁸ errors/sample - ensures ultra-reliable data capture in mission-critical instrumentation. |
| Power (1:2 Demux) | 1.9 W typical - balances high-speed performance with thermal manageability in LQFP package. |
| LVDS Output Compliance | IEEE 1596.3-1996 compatible with adjustable common-mode voltage (0.8–1.2 V). |
| Aperture Jitter | 0.4 ps RMS - preserves SNR and SFDR at multi-GHz input frequencies. |
Pinout & Package
The ADC07D1520CIYB/NOPB is housed in a lead-free, 128-pin thermally enhanced LQFP with exposed pad requiring soldering to ground plane for rated thermal and electrical performance (θJC = 10°C/W, θJA = 26°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CLK+, CLK− | Differential sampling clock input | Falling edge of CLK+ triggers sampling; supports 50–1500 MHz clock with 20–80% duty cycle. |
| VINI+, VINI− / VINQ+, VINQ− | Differential analog inputs (I/Q channels) | Programmable full-scale range (650–940 mVP-P) via FSR pin or register; requires AC coupling unless VCMO used. |
| DI0+ to DI6+, DQ0+ to DQ6+ and DId0+ to DId6+, DQd0+ to DQd6+ | LVDS data outputs (non-delayed/delayed) | In 1:2 demux mode: DI/DQ = later samples, DId/DQd = earlier samples; both require 100 Ω differential termination. |
| DCLK+, DCLK− | Data clock output | Synchronizes LVDS output data; runs at 1/2 input clock rate in SDR 1:2 demux mode; DDR only in non-demux mode. |
| PD, PDQ | Power-down control | PD high disables entire device (2.5 mW); PDQ high disables Q-channel only - enables partial power gating. |
| ECE, DRST_SEL, FSR | Configuration and sync control | ECE pin enables extended control mode; DRST_SEL selects single/differential DCLK_RST; FSR sets analog input range. |
Key Features
| Feature | Design Value |
|---|---|
| Interleaved 3.0 GSPS mode | Enables single-converter operation at double sample rate without external timing alignment circuitry. |
| Selectably demultiplexed LVDS outputs | 1:1 (non-demux) or 1:2 (demux) modes reduce data rate per bus, easing FPGA interface timing closure. |
| Dual-edge sampling (DES) mode | I-channel samples at 2× clock rate while Q-channel is ignored - doubles effective I-channel bandwidth. |
| On-command self-calibration | Initiated via CAL pin or register bit; completes in ~1.4M clock cycles; maintains linearity and offset accuracy over temperature. |
| Multiple ADC synchronization | DCLK_RST± pins allow precise phase alignment of DCLK outputs across multiple converters for coherent array systems. |
Applications
| Direct RF Down Conversion | Digital Oscilloscopes |
|---|---|
Use Scenario: Digitizing IF or RF signals directly from mixer outputs without baseband filtering. IC Role / Device Role / Timing Role: High-speed ADC front-end capturing 748 MHz wideband signals with 6.8 ENOB and <0.4 ps aperture jitter. Use Value: Eliminates analog downconversion stages, reducing component count and phase noise in software-defined radio receivers. | Use Scenario: Real-time waveform acquisition at ≥1 GHz bandwidth in benchtop and portable oscilloscopes. IC Role / Device Role / Timing Role: Dual-channel 1.5 GSPS digitizer feeding parallel processing paths; supports interleaved 3 GSPS capture for higher effective bandwidth. Use Value: Enables 10+ ps time resolution and >50 dB SFDR for accurate transient analysis and jitter measurement. |
| Satellite Set-top Boxes | Communications Systems |
Use Scenario: Demodulating high-order QAM signals (e.g., 256-QAM) from LNB outputs in broadband satellite receivers. IC Role / Device Role / Timing Role: 7-bit ADC with 10⁻¹⁸ CER and programmable full-scale range adapts to varying signal levels across transponders. Use Value: Maintains low bit-error rate under amplitude-varying conditions without manual gain staging or AGC loop latency. | Use Scenario: Wideband digital predistortion (DPD) feedback path in 5G massive MIMO base station transceivers. IC Role / Device Role / Timing Role: Capturing PA output spectra up to 2 GHz bandwidth with 2.0 GHz FPBW and −60 dB THD at 748 MHz. Use Value: Supports real-time DPD coefficient updates with minimal latency due to fixed 13–14 cycle pipeline delay. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADC08D1500CIYB | 8-bit resolution, same 1.5/3.0 GSPS dual/single rates, identical LQFP-128 package and pinout. | Better dynamic range (ENOB ~7.2 bits) but higher power (~2.4 W); requires tighter layout for noise immunity. | Select when 8-bit precision is required and system power budget allows +0.5 W overhead. |
| AD9628BCPZ-150 | 8-bit, 150 MSPS (not GSPS); SPI-configurable; 72-pin LFCSP; no interleaving or DES mode. | Targeted at lower-frequency IF sampling; lacks RF input bandwidth and multi-GSPS capability. | Choose only for cost-sensitive, sub-200 MSPS applications where ADC07D1520CIYB/NOPB's speed is unnecessary. |
Compared with ADC08D1500CIYB, the ADC07D1520CIYB/NOPB trades 1-bit resolution for lower power and proven 10⁻¹⁸ reliability; versus AD9628BCPZ-150, it delivers 10× higher sample rate and RF-capable analog front-end - making it irreplaceable in true GHz-bandwidth signal acquisition.
Availability
ADC07D1520CIYB/NOPB is available at Aetrix Electronics and suitable for direct RF down conversion, digital oscilloscopes, and satellite set-top boxes requiring stable component supply across industrial temperature ranges and long production lifecycles.
Supply support for ADC07D1520CIYB/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, specializing in analog and embedded processing technologies with over 50 years of high-performance data converter innovation.
The ADC07D1520CIYB/NOPB belongs to TI's high-speed ADC portfolio designed specifically for GHz-bandwidth signal acquisition in communications infrastructure, test equipment, and defense electronics - emphasizing low jitter, deterministic latency, and robust LVDS interfacing.
FAQ
What is the maximum input clock frequency supported by the ADC07D1520CIYB/NOPB?
The ADC07D1520CIYB/NOPB supports a maximum input clock frequency of 1.5 GHz in 1:2 demultiplexed mode. In non-demultiplexed mode, the maximum clock frequency is limited to 1 GHz per the datasheet specification. The device also supports minimum clock frequencies of 200 MHz (1:2 demux) and 500 MHz (DES mode), with duty cycle tolerance of 20–80%.
Does the ADC07D1520CIYB/NOPB support interleaved operation to achieve 3.0 GSPS?
Yes, the ADC07D1520CIYB/NOPB supports interleaved operation where its two internal 1.5 GSPS channels are synchronized to function as a single 3.0 GSPS analog-to-digital converter. This mode requires precise phase alignment of the input clocks and DCLK_RST signaling, and is explicitly documented in the datasheet as a supported configuration with defined pipeline latency and synchronization methodology.
What is the purpose of the CalRun pin on the ADC07D1520CIYB/NOPB?
CalRun is an open-drain output pin on the ADC07D1520CIYB/NOPB that asserts logic high during active self-calibration cycles - whether initiated by the CAL pin or via the Calibration register. It provides real-time visibility into calibration status for system-level timing coordination, allowing host controllers to pause data capture or defer configuration changes until calibration completes.
Can the ADC07D1520CIYB/NOPB operate with AC-coupled analog inputs?
Yes, the ADC07D1520CIYB/NOPB supports AC-coupled analog inputs. When using AC coupling, the VCMO pin must be grounded, and the full-scale differential input range is programmable between 650 mVP-P and 940 mVP-P via the FSR pin or Extended Control Mode registers. Input common-mode voltage is maintained internally, eliminating need for external bias networks.
What thermal management requirements apply to the ADC07D1520CIYB/NOPB package?
The ADC07D1520CIYB/NOPB uses a 128-pin exposed-pad LQFP package requiring the backside thermal pad to be soldered to a solid ground plane for rated thermal performance (θJC = 10°C/W). Without proper pad grounding, junction temperature rise exceeds specifications, degrading ENOB, SNR, and code error rate - especially critical given its 1.9 W typical power dissipation in active mode.
ADC07D1520CIYB/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 128-LQFP Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Number of Bits:
- 7
- Sampling Rate (Per Second):
- 3G
- Number of Inputs:
- 2
- Input Type:
- Differential
- Data Interface:
- LVDS - Parallel
- Configuration:
- MUX-S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 2
- Architecture:
- Folding Interpolating
- Reference Type:
- Internal
- Voltage - Supply, Analog:
- 1.8V ~ 2V
- Voltage - Supply, Digital:
- 1.8V ~ 2V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 128-HLQFP (20x20)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
ADC07D1520CIYB/NOPB FAQ
1.How can I place an order for ADC07D1520CIYB/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for ADC07D1520CIYB/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADC07D1520CIYB/NOPB reliable?
The price and inventory of ADC07D1520CIYB/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADC07D1520CIYB/NOPB is usually 5 days.
3.What payment methods are accepted for ADC07D1520CIYB/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADC07D1520CIYB/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADC07D1520CIYB/NOPB?
ADC07D1520CIYB/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADC07D1520CIYB/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADC07D1520CIYB/NOPB?
For technical support, including ADC07D1520CIYB/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADC07D1520CIYB/NOPB requirements.
6.How does Aetrix verify that ADC07D1520CIYB/NOPB is sourced from the original manufacturer or authorized distributors?
All ADC07D1520CIYB/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADC07D1520CIYB/NOPB meets industry standards.
7.What is the process for return or replacement of ADC07D1520CIYB/NOPB?
All ADC07D1520CIYB/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with ADC07D1520CIYB/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADC07D1520CIYB/NOPB part is unused and in its original packaging.
Return procedure for ADC07D1520CIYB/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADC07D1520CIYB/NOPB Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

