Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Data Acquisition > Analog to Digital Converters (ADC)

NXP Semiconductors ADC1003S050TS/C1:1

Name: ADC1003S050TS/C1:1
Brand: NXP Semiconductors
SKU: ADC1003S050TS/C1:1
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: ADC1003S050TS/C1:1

Manufacturer:: NXP Semiconductors

Category:: Analog to Digital Converters (ADC)

Package:: 28-SSOP (0.209", 5.30mm Width)

Datasheet:: ADC1003S050TS/C1:1.pdf

Description:: IC ADC 10BIT 28SSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,176

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

ADC1003S050TS/C1:1 from NXP Semiconductors is a 10-bit, 50 MHz sampling rate analog-to-digital converter optimized for professional video digitization, radar signal capture, and GPS receiver front-ends. It features TTL/CMOS-compatible digital I/O, an internal voltage reference regulator, DC sampling capability, and delivers 9.3 effective bits at 4.43 MHz full-scale input with f_CLK = 40 MHz.

For engineers reviewing the ADC1003S050TS/C1:1 datasheet, ADC1003S050TS/C1:1 pinout, ADC1003S050TS/C1:1 application, or ADC1003S050TS/C1:1 equivalent, this page provides verified specifications, SSOP28 package layout, real-world use cases in transient signal analysis and medical imaging, and validated alternative parts for design flexibility.

Technical Context

The ADC1003S050TS/C1:1 implements a resistor ladder architecture with programmable reference inputs (RB, RM, RT) and internal voltage regulation, enabling precise full-scale range control from 1.95 V_P-P to 2.00 V_P-P. Its single-cycle conversion timing and 1.5–3.0 ns analog settling time support high-fidelity sampling of fast transient signals without external sample-and-hold circuitry.

It supports dual-mode output coding (binary or two's complement) via TC pin control and features In-Range (IR) CMOS output signaling with 3 V to 5.25 V output supply (V_CCO) compatibility. The device separates analog (V_CCA), digital (V_CCD), and output (V_CCO) supplies to minimize noise coupling, with strict ∆V_CC limits (±0.2 V typical) between domains.

Key Specifications

Parameter	Value and Actual Design Meaning
Resolution	10-bit linear output with no missing codes guaranteed across full operating range
Max Sampling Rate	50 MHz - enables digitization of signals up to 15 MHz bandwidth (full-scale sine wave)
Effective Bits	9.3 ENOB at f_IN = 4.43 MHz, f_CLK = 50 MHz - ensures >58 dB SNR for video-grade fidelity
Power Dissipation	235 mW typical at f_CLK = 40 MHz - low thermal load suitable for dense PCB layouts
Analog Input Range	1.95 V_P-P (typical), referenced to AGND - matches standard video and RF baseband signal levels
Reference Architecture	Internal regulator + external resistor ladder (RB/RM/RT pins) - allows flexible full-scale adjustment and multi-device matching
Digital Interface	TTL/CMOS-compatible D9–D0 outputs with IR flag and OE-controlled 3-state drive - simplifies FPGA/ASIC interfacing

Pinout & Package

ADC1003S050TS/C1:1 is housed in a plastic shrink small outline package (SSOP28), SOT341-1, with 28 leads and 5.3 mm body width. Pin pitch is 0.65 mm; package height is 1.80 mm max.

Pin/Terminal	Circuit Role	Design Meaning
CLK (1)	Clock input	Accepts low-level AC sine wave or TTL/CMOS square wave; min rise/fall time 0.5 ns required
TC (2)	Two's complement mode select	Active LOW - selects two's complement output coding; HIGH enables binary output
VCCA (3)	Analog supply	+4.75 V to +5.25 V - powers analog core; must be decoupled near pin with 100 nF capacitor
AGND (4)	Analog ground	Common reference for VI, RB, RM, RT; must be shorted to DGND externally per layout guidelines
DEC (5)	Decoupling input	Internal regulator bypass node - connect 1 nF capacitor to AGND for stability
RB (6)	Reference bottom	Bottom voltage of internal resistor ladder (1.1–1.5 V); sets code 0 threshold
RM (7)	Reference middle	Midpoint of ladder (2.5 V typ); used for offset calibration and linearity tuning
VI (8)	Analog input	Single-ended input with 5 pF capacitance and 8 kΩ impedance at 4.43 MHz - no buffer amplifier needed
RT (9)	Reference top	Top voltage of ladder (3.4–3.8 V); sets code 1023 threshold; differential reference = 2.25–2.35 V
OE (10)	Output enable	CMOS-level active LOW - places D9–D0 and IR into high-impedance state when deasserted
VCCD2 (11)	Digital supply 2	+4.75 V to +5.25 V - powers clock driver and logic; separate from VCCD1 for noise isolation
DGND2 (12)	Digital ground 2	Ground return for VCCD2; must be routed separately from AGND and joined at single point
VCCO (13)	Output supply	+3.0 V to +5.25 V - sets CMOS output swing; determines VOL/VOH levels for D9–D0 and IR
OGND (14)	Output ground	Return path for D9–D0 and IR outputs; must be isolated from AGND/DGND until system star point
n.c. (15)	No connection	Not internally bonded - may be tied to DGND to reduce noise pickup per application note
D0–D9 (16–25)	Data outputs	LSB (D0) to MSB (D9); CMOS outputs with 1 mA sink/source capability; 3-state controlled by OE
IR (26)	In-range flag	Active HIGH when VI falls within valid input range (1.455 V to 3.405 V); indicates valid conversion result
DGND1 (27)	Digital ground 1	Ground return for VCCD1; used with CLK, TC, OE inputs - keep trace short and direct
VCCD1 (28)	Digital supply 1	+4.75 V to +5.25 V - powers input logic (CLK, TC, OE); decouple with 100 nF capacitor

Key Features

Feature	Design Value
One-clock-cycle conversion	Enables deterministic latency (3 ns sampling delay) and simplifies timing-critical synchronization in radar/GPS systems
DC sampling capability	Supports static and slowly varying signals without aliasing - critical for barcode scanner and medical imaging DC offsets
Low analog input capacitance (5 pF)	Eliminates need for external buffer amplifiers, reducing BOM count and board space in portable medical devices
Internal reference voltage regulator	Provides stable 2.3 V differential reference (VRT − VRB) with ±0.05 V variation - improves inter-unit matching in multi-channel video systems
In-Range (IR) CMOS output	Hardware flag signals valid conversion window (code 1–1022), enabling real-time data validity checking in transient capture applications
3 V to 5.25 V output supply (V_CCO)	Allows direct interface to 3.3 V FPGAs or 5 V microcontrollers without level shifters - reduces signal integrity risk

Applications

Video Data Digitizing	Radar Signal Capture
Use Scenario: Digitizing composite PAL/NTSC video signals in broadcast equipment and professional camcorders. IC Role / Device Role / Timing Role: Primary ADC converting baseband analog video to 10-bit parallel digital stream synchronized to pixel clock. Use Value: 9.3 ENOB at 4.43 MHz and <0.8 LSB INL ensure accurate luminance/chrominance separation without color bleeding.	Use Scenario: High-speed sampling of IF outputs in pulsed Doppler radar receivers for target range/velocity calculation. IC Role / Device Role / Timing Role: Front-end ADC capturing transient IF bursts with 50 MHz sampling and sub-3 ns settling time. Use Value: 15 MHz analog bandwidth and −61 dB THD preserve pulse shape fidelity for accurate FFT-based Doppler processing.
GPS Receiver Front-End	Medical Imaging Acquisition
Use Scenario: Digitizing L1-band (1.575 GHz) downconverted IF signals in handheld GPS modules with tight power budgets. IC Role / Device Role / Timing Role: Low-power ADC converting 4.43 MHz IF output from mixer to digital for baseband correlation. Use Value: 235 mW typical power and DC sampling capability allow continuous acquisition during satellite search without thermal throttling.	Use Scenario: Capturing analog outputs from ultrasound transducer arrays or MRI gradient amplifiers in portable diagnostic systems. IC Role / Device Role / Timing Role: High-linearity ADC acquiring wide-dynamic-range echo signals with minimal harmonic distortion. Use Value: −72 dB third harmonic and ±0.5 LSB DNL prevent artifact generation in reconstructed B-mode images.

Video Data Digitizing

Radar Signal Capture

Use Scenario: Digitizing composite PAL/NTSC video signals in broadcast equipment and professional camcorders.

IC Role / Device Role / Timing Role: Primary ADC converting baseband analog video to 10-bit parallel digital stream synchronized to pixel clock.

Use Value: 9.3 ENOB at 4.43 MHz and <0.8 LSB INL ensure accurate luminance/chrominance separation without color bleeding.

Use Scenario: High-speed sampling of IF outputs in pulsed Doppler radar receivers for target range/velocity calculation.

IC Role / Device Role / Timing Role: Front-end ADC capturing transient IF bursts with 50 MHz sampling and sub-3 ns settling time.

Use Value: 15 MHz analog bandwidth and −61 dB THD preserve pulse shape fidelity for accurate FFT-based Doppler processing.

GPS Receiver Front-End

Medical Imaging Acquisition

Use Scenario: Digitizing L1-band (1.575 GHz) downconverted IF signals in handheld GPS modules with tight power budgets.

IC Role / Device Role / Timing Role: Low-power ADC converting 4.43 MHz IF output from mixer to digital for baseband correlation.

Use Value: 235 mW typical power and DC sampling capability allow continuous acquisition during satellite search without thermal throttling.

Use Scenario: Capturing analog outputs from ultrasound transducer arrays or MRI gradient amplifiers in portable diagnostic systems.

IC Role / Device Role / Timing Role: High-linearity ADC acquiring wide-dynamic-range echo signals with minimal harmonic distortion.

Use Value: −72 dB third harmonic and ±0.5 LSB DNL prevent artifact generation in reconstructed B-mode images.

Equivalent & Alternatives

The following parts are listed as comparable options for similar analog-to-digital conversion applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
ADC1004S050	Pin-to-pin compatible; replaces internal reference regulator with external reference input only - requires external precision reference IC.	Better suited for systems requiring ultra-stable reference (e.g., metrology) where internal regulator drift is unacceptable.	Select ADC1004S050 when reference accuracy <±0.1% is mandatory and external reference infrastructure exists.
ADC1005S060	60 MHz max sampling rate; same SSOP28 package but higher power (285 mW typ) and reduced ENOB (8.9 bits at 10 MHz).	Targets wider bandwidth applications (e.g., software-defined radio) where 50 MHz is insufficient but 10-bit resolution remains acceptable.	Choose ADC1005S060 only if system requires >50 MHz sampling and can tolerate ~0.4-bit ENOB loss at 10 MHz input.

Compared with ADC1004S050 and ADC1005S060, the ADC1003S050TS/C1:1 offers optimal balance of 50 MHz speed, 9.3 ENOB, and integrated reference regulation - making it ideal for video, radar, and GPS where self-contained operation and video-grade linearity are prioritized over marginal speed gain or external reference control.

Availability

ADC1003S050TS/C1:1 is available at Aetrix Electronics and suitable for video data digitizing, radar signal capture, and GPS receiver front-ends requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.

Supply support for ADC1003S050TS/C1:1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and consumer applications.

The ADC1003S030/040/050 family was designed for high-fidelity, low-power digitization in professional video, radar, and navigation systems - emphasizing DC accuracy, harmonic suppression, and robust mixed-signal partitioning.

FAQ

What is the maximum clock frequency supported by ADC1003S050TS/C1:1?

The ADC1003S050TS/C1:1 supports a maximum clock frequency of 50 MHz, as confirmed in Table 1 (Ordering Information) and Table 6 (Characteristics). This rating applies under standard conditions: V_CCA = V_CCD = 5 V, V_CCO = 3.3 V, T_amb = 25 °C, and CL = 15 pF. Operation above 50 MHz is not characterized and may result in timing violations or degraded ENOB.

Does ADC1003S050TS/C1:1 require an external sample-and-hold circuit?

No, the ADC1003S050TS/C1:1 does not require an external sample-and-hold circuit. Its architecture supports direct sampling of analog signals with 1.5–3.0 ns settling time, and the datasheet explicitly states "No sample-and-hold circuit required" in the Features section. The 5 pF analog input capacitance and 8 kΩ impedance at 4.43 MHz further confirm suitability for direct interface.

How is the reference voltage configured on ADC1003S050TS/C1:1?

The ADC1003S050TS/C1:1 uses an internal voltage regulator driving a precision resistor ladder. Reference voltages are set via three dedicated pins: RB (bottom, 1.1–1.5 V), RM (middle, ~2.5 V), and RT (top, 3.4–3.8 V). The differential reference (VRT − VRB) is 2.25–2.35 V, and the full-scale input range is 1.95 V_P-P (typical), as specified in Table 6 and Figure 3.

What output coding modes does ADC1003S050TS/C1:1 support?

The ADC1003S050TS/C1:1 supports two output coding modes: binary (default) and two's complement. Mode selection is controlled by the TC pin (pin 2): TC = HIGH enables binary output (0000000000 to 1111111111), while TC = LOW activates two's complement (1000000000 to 0111111111). This is defined in Table 8 (Mode Selection) and Figure 11.

Is ADC1003S050TS/C1:1 pin-compatible with other members of the ADC1003S family?

Yes, ADC1003S050TS/C1:1 is pin-compatible with ADC1003S030TS and ADC1003S040TS, all sharing the SSOP28 (SOT341-1) package and identical pinout per Figure 2 and Table 3. The only functional difference is maximum sampling rate (30/40/50 MHz), allowing drop-in replacement in designs where clock frequency is adjusted accordingly.

ADC1003S050TS/C1:1 Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: -

Package/Case:: 28-SSOP (0.209", 5.30mm Width)

Packaging:: Bulk

Product Status:: Obsolete

Number of Bits:: 10

Sampling Rate (Per Second):: 50M

Number of Inputs:: 1

Input Type:: Single Ended

Data Interface:: Parallel

Configuration:: ADC

Ratio - S/H:ADC:: -

Number of A/D Converters:: 1

Architecture:: -

Reference Type:: Internal

Voltage - Supply, Analog:: 5V

Voltage - Supply, Digital:: 5V

Features:: -

Operating Temperature:: -40°C ~ 85°C

Supplier Device Package:: 28-SSOP

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

ADC1003S050TS/C1:1 FAQ

1.How can I place an order for ADC1003S050TS/C1:1 through Aetrix?

Please submit a Request for Quotation (RFQ) for ADC1003S050TS/C1:1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for ADC1003S050TS/C1:1 reliable?

The price and inventory of ADC1003S050TS/C1:1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADC1003S050TS/C1:1 is usually 5 days.

3.What payment methods are accepted for ADC1003S050TS/C1:1?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADC1003S050TS/C1:1 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for ADC1003S050TS/C1:1?

ADC1003S050TS/C1:1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your ADC1003S050TS/C1:1 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for ADC1003S050TS/C1:1?

For technical support, including ADC1003S050TS/C1:1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADC1003S050TS/C1:1 requirements.

6.How does Aetrix verify that ADC1003S050TS/C1:1 is sourced from the original manufacturer or authorized distributors?

All ADC1003S050TS/C1:1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADC1003S050TS/C1:1 meets industry standards.

7.What is the process for return or replacement of ADC1003S050TS/C1:1?

All ADC1003S050TS/C1:1 units undergo pre-shipment inspection (PSI). If there is an issue with ADC1003S050TS/C1:1, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The ADC1003S050TS/C1:1 part is unused and in its original packaging.

Return procedure for ADC1003S050TS/C1:1:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…