My Inquiry
My Account
NXP Semiconductors ADC1005S060TS/C1:1
- Part No.:
- ADC1005S060TS/C1:1
- Manufacturer:
- NXP Semiconductors
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 28-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
ADC1005S060TS/C1:1.pdf
- Description:
- IC ADC 10BIT 28SSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,744
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADC1005S060TS/C1:1 from NXP Semiconductors is a 10-bit, 60 MHz high-speed analog-to-digital converter with TTL/CMOS-compatible digital I/O, 9.3 effective bits at 5 MHz input, ±0.8 LSB integral non-linearity, and 312 mW typical power dissipation. It performs single-cycle conversion without sample-and-hold or buffer amplifiers and targets professional video digitization and radar signal acquisition.
For engineers reviewing the ADC1005S060TS/C1:1 datasheet, ADC1005S060TS/C1:1 pinout, ADC1005S060TS/C1:1 application, or ADC1005S060TS/C1:1 equivalent, key selection criteria include external reference ladder dependency, IR (in-range) output signaling, gray/binary/twos-complement coding modes, and SSOP28 package thermal resistance of 110 K/W.
Technical Context
The ADC1005S060TS/C1:1 employs a resistor ladder architecture with externally supplied reference voltages at pins RB (1.3 V), RM, and RT (3.7 V), enabling precise full-scale range control (1.95–2.10 V p-p). Its analog input accepts DC-coupled signals and exhibits 30 MHz small-signal bandwidth and 700 MHz mid-scale settling capability.
Conversion timing is synchronized to a single clock edge with 0.7–2 ns sampling delay and 9–14 ns output delay (VCCO-dependent). Output drivers support 2.7–3.6 V CMOS levels with 3-state control via OE, and data coding is selectable between binary, gray, or twos-complement via TC and GRAY inputs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 10-bit, with binary, gray, or twos-complement output coding selectable in hardware |
| Max Sampling Rate | 60 MHz - enables real-time digitization of baseband video and pulsed radar waveforms |
| Effective Bits | 9.3 bits at 5 MHz input - confirms >58 dB SNR and suitability for medium-fidelity instrumentation |
| INL / DNL | ±0.8 / ±0.35 LSB (typ) - guarantees monotonicity and <0.1% gain error across full scale |
| Power Dissipation | 312 mW typical at 60 MHz - requires thermal management in dense PCB layouts due to 110 K/W Rth(j-a) |
| Analog Input Range | 1.95–2.10 V p-p full-scale (with VRB = 1.3 V, VRT = 3.7 V) - sets minimum external reference precision needed |
| Output Compatibility | TTL/CMOS logic levels with 2.7–3.6 V VCCO supply - interoperable with FPGA I/O banks and microcontroller peripherals |
Pinout & Package
ADC1005S060TS/C1:1 is housed in a plastic shrink small outline package (SSOP28, SOT341-1) with 28 leads, 5.3 mm body width, and 0.65 mm lead pitch. Thermal resistance is 110 K/W in free air.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CLK (1) | Clock input | Accepts low-level AC sine wave or TTL/CMOS square wave; min 0.5 ns edge rate required |
| TC (2) | Twos-complement mode select | Active LOW; configures D9–D0 output format when OE = 0 |
| VCCA (3) | Analog supply | 4.75–5.25 V; powers analog core and reference ladder; must be decoupled near AGND |
| AGND (4) | Analog ground | Reference for VI, RB, RM, RT; must be shorted to DGND per datasheet layout guidance |
| RB (6), RM (7), RT (9) | Reference ladder terminals | Set full-scale range: VRB = 1.3 V, VRT = 3.7 V; external regulator required |
| VI (8) | Analog input | DC-coupled, 3–7 pF input capacitance; no buffer amplifier needed |
| OE (10) | Output enable | Active LOW; places D9–D0 and IR outputs in high-impedance state |
| VCCD (11) | Digital supply | 4.75–5.25 V; powers internal logic; ∆VCC vs VCCA limited to ±0.2 V |
| VCCO (13) | Output supply | 2.7–3.6 V; sets VOH/VOL levels; affects td(o) delay (9–14 ns) |
| OGND (14) | Output ground | Separate return for D9–D0 and IR outputs; improves noise immunity |
| GRAY (15) | Gray code mode select | Active HIGH; selects gray-coded output when OE = 0 and TC = 1 |
| D0–D9 (16–25) | Data outputs | 10-bit parallel outputs; MSB = D9, LSB = D0; IR pin indicates valid conversion |
| IR (26) | In-range latch indicator | Active HIGH when VI falls within full-scale range (1.5–3.51 V); used for overflow/underflow detection |
Key Features
| Feature | Design Value |
|---|---|
| No sample-and-hold required | Enables direct connection of fast transient sources (e.g., radar IF stages) without added latency or component count |
| One-clock-cycle conversion | Minimizes pipeline depth and simplifies timing closure in synchronous systems operating up to 60 MHz |
| In-Range (IR) CMOS output | Provides real-time validity flag for VI level, eliminating need for post-conversion software range checking |
| Low analog input capacitance (3–7 pF) | Reduces loading on preceding driver stages and maintains signal integrity without external buffering |
| External reference ladder control | Allows system-level calibration and matching across multiple ADCs using shared reference sources |
Applications
| Video Data Digitizing | Radar Signal Acquisition |
|---|---|
|
Use Scenario: Digitizing composite NTSC/PAL video baseband signals in broadcast equipment and medical endoscopes. IC Role / Device Role / Timing Role: Primary ADC capturing luminance/chrominance components at 13.5–27 MHz pixel rates with minimal group delay. Use Value: 9.3 ENOB at 5 MHz and 30 MHz analog bandwidth preserve color fidelity and edge sharpness without post-processing. |
Use Scenario: Converting pulsed RF IF outputs (e.g., 10–45 MHz) in ground-based surveillance radar receivers. IC Role / Device Role / Timing Role: High-speed digitizer interfacing directly to mixer outputs, synchronized to system PRF clock. Use Value: 60 MHz sampling supports Nyquist-limited capture of wide IF bands; IR output flags clipping during pulse peaks. |
| Barcode Scanner Imaging | Digital Instrumentation |
|
Use Scenario: Capturing line-scan images from laser diode arrays in industrial barcode readers and OCR systems. IC Role / Device Role / Timing Role: Single-shot digitizer triggered by encoder pulses, converting analog photodiode outputs into 10-bit intensity values. Use Value: DC sampling capability and ±0.35 LSB DNL ensure accurate grayscale reproduction across varying scan speeds and lighting conditions. |
Use Scenario: High-precision waveform capture in portable oscilloscopes and automated test equipment (ATE). IC Role / Device Role / Timing Role: Core ADC in 100+ MS/s acquisition front-end, feeding FPGA-based decimation and display processing. Use Value: 58 dB SNR and −64 dB THD at 5 MHz support 9+ bit effective resolution for calibrated measurements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADC1004S050 | 50 MHz max sampling rate; same SSOP28 package and pinout; lacks IR output | Lower bandwidth limits use in >50 MHz IF or video applications; no hardware overflow flag | Select when system clock budget is ≤50 MHz and software-based range validation is acceptable |
| ADC1003S050 | Integrated reference regulator; 50 MHz max rate; different pinout (no RB/RM/RT pins) | Eliminates external reference design but sacrifices multi-ADC matching and fine-tuning flexibility | Prefer for cost-sensitive, space-constrained designs where reference accuracy tolerance >±2% |
Compared with ADC1005S060TS/C1:1, ADC1004S050 trades 10 MHz bandwidth and IR functionality for pin compatibility, while ADC1003S050 replaces external reference control with integrated regulation-reducing BOM count but limiting system-level calibration and channel matching.
Availability
ADC1005S060TS/C1:1 is available at Aetrix Electronics and suitable for professional video digitizing, radar signal acquisition, and digital instrumentation requiring stable component supply and long-term industrial availability.
Supply support for ADC1005S060TS/C1:1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and consumer markets.
The ADC1005S060TS/C1:1 belongs to NXP's high-speed data converter product line, designed specifically for professional video, radar, and instrumentation systems demanding low-latency, high-fidelity analog digitization without external support circuitry.
FAQ
What reference voltage configuration does ADC1005S060TS/C1:1 require?
ADC1005S060TS/C1:1 requires an external reference ladder with three voltage points: VRB ≈ 1.3 V (pin 6), VRT ≈ 3.7 V (pin 9), and RM (pin 7) as midpoint. The device does not include an internal reference regulator, so precision external sources or a dedicated reference IC must supply these nodes to achieve specified linearity and ENOB performance.
Does ADC1005S060TS/C1:1 support DC-coupled analog inputs?
Yes, ADC1005S060TS/C1:1 explicitly supports DC sampling per its datasheet. Its analog input VI (pin 8) accepts DC-coupled signals within the 1.5–3.51 V valid range (referenced to AGND), making it suitable for static sensor interfaces and slow-varying instrumentation signals without AC coupling or offset correction circuitry.
How does the IR (In-Range) output function on ADC1005S060TS/C1:1?
The IR output (pin 26) on ADC1005S060TS/C1:1 is an active-HIGH signal that asserts when the analog input VI falls within the full-scale conversion range (codes 0–1023). It deasserts for underflow (<1.5 V) or overflow (>3.51 V), providing real-time hardware-level validity indication without requiring post-processing or software comparison.
Can ADC1005S060TS/C1:1 operate with different supply voltages for analog, digital, and output stages?
Yes, ADC1005S060TS/C1:1 uses three independent supplies: VCCA (4.75–5.25 V, pin 3) for analog circuitry, VCCD (4.75–5.25 V, pin 11) for digital logic, and VCCO (2.7–3.6 V, pin 13) for output drivers. Supply voltage differences are constrained (e.g., |VCCA − VCCD| ≤ 0.2 V), enabling optimized noise isolation and I/O voltage translation.
What coding formats does ADC1005S060TS/C1:1 support on its D9–D0 outputs?
ADC1005S060TS/C1:1 supports three parallel output coding formats selectable via TC (pin 2) and GRAY (pin 15) inputs: binary (default), gray code (GRAY = HIGH, TC = HIGH), and twos-complement (TC = LOW, GRAY = LOW). All modes are active only when OE (pin 10) is LOW; otherwise, outputs enter high-impedance state.
ADC1005S060TS/C1:1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 28-SSOP (0.209", 5.30mm Width)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Number of Bits:
- 10
- Sampling Rate (Per Second):
- 60M
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- Parallel
- Configuration:
- ADC
- Ratio - S/H:ADC:
- -
- Number of A/D Converters:
- 1
- Architecture:
- -
- Reference Type:
- External
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 28-SSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
ADC1005S060TS/C1:1 FAQ
1.How can I place an order for ADC1005S060TS/C1:1 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADC1005S060TS/C1:1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADC1005S060TS/C1:1 reliable?
The price and inventory of ADC1005S060TS/C1:1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADC1005S060TS/C1:1 is usually 5 days.
3.What payment methods are accepted for ADC1005S060TS/C1:1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADC1005S060TS/C1:1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADC1005S060TS/C1:1?
ADC1005S060TS/C1:1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADC1005S060TS/C1:1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADC1005S060TS/C1:1?
For technical support, including ADC1005S060TS/C1:1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADC1005S060TS/C1:1 requirements.
6.How does Aetrix verify that ADC1005S060TS/C1:1 is sourced from the original manufacturer or authorized distributors?
All ADC1005S060TS/C1:1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADC1005S060TS/C1:1 meets industry standards.
7.What is the process for return or replacement of ADC1005S060TS/C1:1?
All ADC1005S060TS/C1:1 units undergo pre-shipment inspection (PSI). If there is an issue with ADC1005S060TS/C1:1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADC1005S060TS/C1:1 part is unused and in its original packaging.
Return procedure for ADC1005S060TS/C1:1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADC1005S060TS/C1:1 Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
