Texas Instruments ADC10080EVAL
- Part No.:
- ADC10080EVAL
- Manufacturer:
- Texas Instruments
- Package:
- Datasheet:
-
ADC10080EVAL.pdf
- Description:
- BOARD EVALUATION FOR ADC10080
- Quantity:
- Payment:

- Shipping:

Inventory:4,201
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The ADC10080EVAL from National Semiconductor is an evaluation board designed specifically for the ADC10080 10-bit, 80 MSPS analog-to-digital converter, supporting manual and computer-based testing with WaveVision™ software, differential signal conditioning via transformer T1, and configurable input range (1.0–2.0 Vpp), data format (2's complement or offset binary), and standby mode.
For engineers reviewing the ADC10080EVAL datasheet, ADC10080EVAL pinout, ADC10080EVAL application, or ADC10080EVAL equivalent, this board enables dynamic performance validation-including SNR, SINAD, THD, and SFDR-via FFT analysis, coherent sampling setup, and clean signal injection through J1 BNC, with buffered digital output at J2 (96-pin Euro) and JP4.
Technical Context
The ADC10080EVAL implements a complete signal chain for evaluating high-speed ADCs: it accepts single-ended analog input at J1, converts it to differential using transformer T1 biased by VCOM, filters it with an R-C low-pass network (R1/R5/C9), and digitizes it using the onboard ADC10080 IC (U2). Power is distributed across four rails: VDDA (2.7–3.3 V), VDDIO (2.5–3.3 V), crystal/VCC buffer (2.7–3.3 V), and output buffer VCC (4.9–5.1 V).
Control is implemented via three user-configurable jumpers: JP1 selects input range (1.0/1.5/2.0 Vpp), JP2 sets data format (2's complement or offset binary), and JP3 enables/disables standby mode (13.5 mW vs full operation). Digital outputs are series-damped (R7–R17) and buffered by U3 (74ACTQ16244) for reliable transmission to logic analyzers or WaveVision™ interface boards.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Evaluation Target | ADC10080 10-bit, 80 MSPS A/D converter - board is purpose-built for its evaluation, not generic. |
| Analog Input Interface | J1 BNC connector with transformer-coupled differential input and selectable common-mode bias (VCOM). |
| Input Range Options | 1.0 Vpp (open JP1), 1.5 Vpp (pins 3&4), or 2.0 Vpp (pins 1&2) - directly configures ADC10080 IRS pin state. |
| Digital Output Interface | J2 (96-pin Euro) and JP4 (10-pin header) - provides parallel CMOS-level data (B4–B13, pins 10–19) with series damping and buffering. |
| Power Supply Requirements | Four independent rails: VDDA (2.7–3.3 V), VDDIO (2.5–3.3 V), crystal/VCC (2.7–3.3 V), output buffer VCC (4.9–5.1 V). |
| Operating Modes | Manual mode (logic analyzer capture) and Computer mode (WaveVision™ + WAVEVSN BRD 4.0 USB interface). |
| Dynamic Performance Validation | Supports coherent sampling setup and FFT-based metrics: SNR, SINAD, THD, SFDR - verified in User's Guide Figures 4–7. |
Availability
ADC10080EVAL is available at Aetrix Electronics and suitable for high-speed data acquisition system development, RF receiver prototyping, and test equipment design requiring stable component supply and validated ADC evaluation infrastructure.
Supply support for ADC10080EVAL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
National Semiconductor was a U.S.-based semiconductor company specializing in analog and mixed-signal ICs, acquired by Texas Instruments in 2011; known for precision data converters, power management, and interface solutions.
The ADC10080EVAL belongs to National's ADC10xxx evaluation platform family, designed explicitly to accelerate design-in of their 10-bit, 40–80 MSPS pipeline ADCs - emphasizing signal integrity, flexible configuration, and repeatable dynamic testing.
FAQ
What is the primary function of the ADC10080EVAL?
The ADC10080EVAL is an evaluation board built exclusively for the ADC10080 10-bit, 80 MSPS analog-to-digital converter. It provides signal conditioning, power regulation, jumper-configurable operating modes (standby/active, data format, input range), and buffered digital output interfaces - enabling engineers to validate dynamic performance metrics including SNR, SINAD, THD, and SFDR. The ADC10080EVAL does not contain or replace the ADC10080 IC; it hosts it as U2 on the board.
Which ADC models does the ADC10080EVAL support besides ADC10080?
The ADC10080EVAL supports the ADC10040 (40 MSPS) and ADC10065 (65 MSPS) in addition to the ADC10080, as confirmed in Section 1.0 of the User's Guide: "designed to ease evaluation and design-in of National's ADC10040, ADC10065, or ADC10080". All three share identical pinouts, control schemes, and power requirements, allowing the same board to evaluate all variants without hardware modification.
How is analog input configured on the ADC10080EVAL?
Analog input is applied via BNC connector J1 and conditioned through transformer T1 for single-ended-to-differential conversion, with common-mode voltage (VCOM) supplied by the ADC10080 itself. Input range is selected using jumper JP1: open (1.0 Vpp), pins 3&4 (1.5 Vpp), or pins 1&2 (2.0 Vpp). The User's Guide explicitly states that over-ranging degrades THD, so amplitude must match the JP1 setting.
What digital output options does the ADC10080EVAL provide?
The ADC10080EVAL provides parallel digital output at two locations: pins B4–B13 of J2 (96-pin Euro connector) and pins 10–19 of JP4 (10-pin header). Outputs are series-damped (R7–R17, 49.9 Ω) and buffered by U3 (74ACTQ16244) to drive cables or logic analyzers. Data format (2's complement or offset binary) is selected via JP2, and output voltage level is set by U3's VCC rail (4.9–5.1 V).
Can the ADC10080EVAL operate without a PC or WaveVision™ software?
Yes - the ADC10080EVAL supports Stand-Alone (manual) operation using external test equipment such as logic analyzers. In this mode, users configure JP1 (input range), ensure JP3 is open (to enable full operation), set JP2 for desired data format, apply proper power via JS1, inject signal at J1, and capture digitized output directly from J2 or JP4. No PC, USB, or WaveVision™ software is required for basic functionality or timing validation.
ADC10080EVAL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Packaging:
- Box
- Product Status:
- Obsolete
- Number of A/D Converters:
- 1
- Number of Bits:
- 10
- Sampling Rate (Per Second):
- 80M
- Data Interface:
- Parallel
- Input Range:
- 0.5 ~ 1.5V
- Power (Typ) @ Conditions:
- 78.6mW @ 80MSPS
- Utilized IC / Part:
- ADC10080
- Contents:
- Board(s)
ADC10080EVAL FAQ
1.How can I place an order for ADC10080EVAL through Aetrix?
Please submit a Request for Quotation (RFQ) for ADC10080EVAL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADC10080EVAL reliable?
The price and inventory of ADC10080EVAL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADC10080EVAL is usually 5 days.
3.What payment methods are accepted for ADC10080EVAL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADC10080EVAL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADC10080EVAL?
ADC10080EVAL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADC10080EVAL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADC10080EVAL?
For technical support, including ADC10080EVAL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADC10080EVAL requirements.
6.How does Aetrix verify that ADC10080EVAL is sourced from the original manufacturer or authorized distributors?
All ADC10080EVAL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADC10080EVAL meets industry standards.
7.What is the process for return or replacement of ADC10080EVAL?
All ADC10080EVAL units undergo pre-shipment inspection (PSI). If there is an issue with ADC10080EVAL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADC10080EVAL part is unused and in its original packaging.
Return procedure for ADC10080EVAL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADC10080EVAL Tags

-
1083
Adafruit Industries LLC

-
1085
Adafruit Industries LLC

-
ADS7038Q1EVM-PDK
Texas Instruments

-
ADS8688EVM-PDK
Texas Instruments

-
EVAL-AD7606C18FMCZ
Analog Devices Inc.

-
ADS1232REF
Texas Instruments

-
EVAL-AD4134FMCZ
Analog Devices Inc.

-
EVAL-AD7768FMCZ
Analog Devices Inc.

-
ADC128S102EVM
Texas Instruments

-
ADS124S08EVM
Texas Instruments

-
ADC6140EVM-PDK
Texas Instruments

-
ADS7066EVM-PDK
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

