Texas Instruments ADC1173CIMTC/NOPB
- Part No.:
- ADC1173CIMTC/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 24-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
ADC1173CIMTC/NOPB.pdf
- Description:
- IC ADC 8BIT TWO-STEP 24TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:125
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADC1173CIMTC/NOPB from Texas Instruments is an 8-bit, 15 MSPS analog-to-digital converter optimized for video digitization and imaging systems operating from a single +3V supply. It delivers 7.6 effective bits at 3.58 MHz input, −54 dB THD (typ), ±0.85 LSB DNL (max), and consumes 33 mW (typ) excluding reference current. Its internal sample-and-hold, straight binary output, and industry-standard 24-pin TSSOP package make it suitable for digital still cameras and set-top boxes.
For engineers reviewing the ADC1173CIMTC/NOPB datasheet, ADC1173CIMTC/NOPB pinout, ADC1173CIMTC/NOPB application, or ADC1173CIMTC/NOPB equivalent, key selection considerations include its 3.58 MHz video-optimized ENOB, self-biasable reference ladder with VRT/VRB pins, 2.5-clock-cycle pipeline latency, and differential gain/phase performance of 1.5% and 0.5° - all validated over −40°C to +75°C.
Technical Context
The ADC1173CIMTC/NOPB employs a unique pipeline architecture achieving 7.6 effective bits at 3.58 MHz while maintaining DC accuracy (±0.5 LSB INL typ, ±0.85 LSB DNL max) and low power consumption (33 mW typ). Its analog input bandwidth is 120 MHz, aperture jitter is 30 ps rms, and sampling occurs on the falling edge of CLK with 3 ns aperture delay.
Reference configuration supports flexible input ranges: VRT (1.0 V to AVDD) and VRB (0 V to 2.0 V) define VIN conversion range (VRB to VRT), with self-bias options via VRTS/VRBS pins yielding nominal 1.56 V and 0.36 V references. Output enable (OE) controls CMOS/TTL-compatible tri-state digital outputs (D0–D7, straight binary).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 8-bit straight binary output; enables compact data handling in video frame buffers and real-time image pipelines. |
| Max Sampling Rate | 15 MSPS minimum; supports NTSC/PAL digitization (e.g., 3.58 MHz color subcarrier sampling at ≥4× oversampling). |
| ENOB @ 3.58 MHz | 7.6 bits typical; ensures >47 dB SINAD for broadcast-quality video signal fidelity without post-processing correction. |
| Differential Gain/Phase | 1.5% / 0.5° maximum; meets ITU-R BT.601 requirements for composite video digitization with minimal color distortion. |
| Power Consumption | 33 mW typical at 3.0 V; enables battery-powered camcorders and portable imaging devices with thermal headroom. |
| Analog Input Bandwidth | 120 MHz; accommodates wideband CCD sensor outputs and high-slew-rate video amplifiers without aliasing. |
| Pipeline Latency | 2.5 clock cycles; enables deterministic timing alignment in synchronous video capture systems using frame sync signals. |
Pinout & Package
ADC1173CIMTC/NOPB is housed in a 24-pin TSSOP (PW package), thermally enhanced for operation across −40°C to +75°C. Pin spacing is 0.65 mm; body dimensions are 7.8 mm × 4.4 mm × 1.2 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN (Pin 19) | Analog signal input | Accepts differential-range signals between VRB and VRT; full-scale range defined by external reference voltages. |
| VRT (Pin 17), VRB (Pin 23) | Reference ladder top/bottom | Set conversion range (VRT − VRB ≥ 1.0 V); bypassed with 10 µF + 0.1 µF capacitors for noise immunity. |
| VRTS (Pin 16), VRBS (Pin 22) | Internal bias resistor taps | Short to VRT/VRB to enable self-biased reference (1.56 V / 0.36 V at 3.0 V); eliminates external reference ICs. |
| CLK (Pin 12) | Sampling clock input | Falling-edge triggered; supports 1–20 MHz; 2.5-cycle latency requires precise timing budgeting in FPGA-based capture logic. |
| OE (Pin 1) | Output enable control | Active-low; places D0–D7 in high-impedance state when high, enabling shared bus architectures without external buffers. |
| D0–D7 (Pins 3–10) | Digital output data | LSB-to-MSB straight binary; valid after tOD (24–28 ns) following CLK rising edge; compatible with 3.3 V logic families. |
| AVDD/DVDD (Pins 11,13,14,15,18) | Analog/digital supply | Single +3.0 V source recommended; separate 10 µF + 0.1 µF bypassing per supply pin required for SNR stability. |
| AVSS/DVSS (Pins 2,20,21,24) | Analog/digital ground | Must be connected together near package; split-plane routing discouraged to avoid ground bounce-induced INL errors. |
Key Features
| Feature | Design Value |
|---|---|
| Internal Sample-and-Hold | Eliminates need for external S/H circuitry; reduces board area and signal path complexity in video front-ends. |
| Single +3V Operation | Enables direct interface with low-voltage video processors and FPGAs without level-shifting or dual-supply design. |
| Self-Biasable Reference Ladder | VRTS/VRBS pins allow resistor-free reference generation (1.56 V / 0.36 V), cutting BOM cost and improving startup reliability. |
| Industry-Standard Pinout | Pin-compatible with legacy 8-bit ADCs (e.g., AD9200 family), simplifying drop-in upgrades in existing video capture designs. |
| Short-Circuit Proof Outputs | Digital outputs tolerate momentary shorts to DVDD or DVSS, increasing robustness during hot-plug or ESD events. |
Applications
| Video Digitization | Digital Still Cameras |
|---|---|
Use Scenario: Digitizing composite NTSC video signals in set-top boxes and video capture cards. IC Role / Device Role / Timing Role: Primary A/D converter capturing luminance/chrominance components at 13.5 MHz pixel clock with 3.58 MHz subcarrier alignment. Use Value: 7.6 ENOB and 0.5° differential phase ensure broadcast-compliant color fidelity without post-correction firmware overhead. | Use Scenario: Converting analog RGB output from CCD sensors in consumer-grade digital cameras. IC Role / Device Role / Timing Role: High-speed parallel ADC interfacing directly to image processor's 8-bit parallel bus with OE-controlled data gating. Use Value: 15 MSPS throughput supports VGA (640×480) at 30 fps with minimal pipeline buffering; 33 mW power enables compact battery-operated form factors. |
| Camcorders | Personal Computer Video |
Use Scenario: Real-time analog video encoding in portable camcorders with composite/S-video inputs. IC Role / Device Role / Timing Role: Front-end digitizer synchronized to horizontal sync (H-SYNC) and pixel clock, leveraging 2.5-cycle latency for frame-aligned capture. Use Value: Differential gain error ≤1.5% preserves skin-tone accuracy across lighting conditions; self-bias reference reduces component count in space-constrained PCB layouts. | Use Scenario: Capturing analog video from legacy VCRs or game consoles into PC-based video editing systems. IC Role / Device Role / Timing Role: Standalone ADC on PCIe or USB capture dongles, using OE to manage data flow into FIFO buffers. Use Value: Industry-standard pinout allows reuse of existing layout footprints; 120 MHz analog bandwidth supports up to 480p resolution without anti-aliasing filter redesign. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit, 15 MSPS ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9200ARSZ | 5 V supply only; no internal reference bias resistors; requires external reference; 10 MSPS guaranteed min. | Requires level-shifting for 3 V systems; higher power (60 mW); lacks self-bias capability for simplified reference design. | Select when legacy 5 V infrastructure exists and external reference precision is prioritized over board area. |
| MAX1186EEE+ | +3 V operation; 20 MSPS max; no internal S/H; requires external sample clock conditioning; 7.2 ENOB @ 3.58 MHz. | Higher speed but lower video fidelity; lacks differential phase/gain specs; needs external S/H amplifier. | Select when sampling rate >15 MSPS is mandatory and video accuracy tolerances exceed 0.5°/1.5%. |
Compared with AD9200ARSZ and MAX1186EEE+, the ADC1173CIMTC/NOPB uniquely combines single 3 V operation, integrated reference biasing, and broadcast-grade video specs (0.5°/1.5%) in a compact TSSOP-making it optimal for cost-sensitive, space-constrained, and battery-powered video digitization where reference simplicity and color fidelity are critical.
Availability
ADC1173CIMTC/NOPB is available at Aetrix Electronics and suitable for video digitization, digital still cameras, and camcorders requiring stable component supply and long-term industrial availability.
Supply support for ADC1173CIMTC/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of innovation in data converters and signal chain solutions.
The ADC1173CIMTC/NOPB belongs to TI's legacy high-speed video ADC product line, engineered specifically for broadcast-compliant digitization in consumer and professional imaging equipment operating from single 3 V supplies.
FAQ
What is the maximum input frequency supported by the ADC1173CIMTC/NOPB before aliasing degrades video fidelity?
The ADC1173CIMTC/NOPB has an analog input bandwidth of 120 MHz, but for video applications like NTSC/PAL, the practical maximum input frequency is constrained by the 15 MSPS sampling rate and Nyquist criterion. To preserve color subcarrier integrity, input signals above 7.5 MHz require anti-aliasing filtering; the device maintains 7.6 ENOB at 3.58 MHz and 7.4 ENOB at 7.5 MHz, confirming suitability for standard-definition video digitization without aliasing artifacts when properly filtered.
Does the ADC1173CIMTC/NOPB require an external reference voltage, or can it operate with internal biasing?
The ADC1173CIMTC/NOPB supports both modes: it can use externally applied VRT and VRB voltages (1.0 V to AVDD and 0 V to 2.0 V respectively), or enable internal self-biasing by shorting VRT to VRTS and VRB to VRBS - yielding nominal reference voltages of 1.56 V and 0.36 V at 3.0 V supply. This eliminates external reference ICs in cost-sensitive designs while maintaining 7.6 ENOB performance.
How does the pipeline latency of the ADC1173CIMTC/NOPB impact synchronization in real-time video capture systems?
The ADC1173CIMTC/NOPB exhibits a fixed 2.5 clock-cycle pipeline latency from CLK falling edge (sampling instant) to valid D0–D7 output. This deterministic delay enables precise timing alignment with horizontal sync (H-SYNC) and pixel clocks in FPGA- or ASIC-based video processors - for example, inserting a 2.5-cycle offset in capture logic ensures frame-accurate buffer writes without dynamic calibration or variable delay lines.
Can the ADC1173CIMTC/NOPB be powered down to reduce system power during idle periods?
Yes - stopping the CLK signal at logic low reduces digital supply current from 2.3 mA to ~100 µA, cutting total power to ~5.8 mA (excluding reference current). However, halting CLK in the high state is not recommended. For full power savings, halt CLK low after two or more active cycles; this avoids excess reference ladder current and maintains latch-up immunity per datasheet guidelines.
What are the absolute maximum ratings for analog input voltage on the ADC1173CIMTC/NOPB, and how do they relate to safe operation with video signals?
The ADC1173CIMTC/NOPB specifies absolute maximum analog input voltage as −0.3 V to 6.5 V, but for accurate conversion, VIN must remain within the defined range VRB to VRT (e.g., 0.36 V to 1.56 V in self-bias mode). Input signals exceeding VRT by >50 mV or falling below VRB by >50 mV cause conversion errors - thus, 2.8 VP-P video signals must be attenuated or clamped to fit within the selected reference span to avoid clipping and code ambiguity.
ADC1173CIMTC/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 24-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 8
- Sampling Rate (Per Second):
- 15M
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- Two-Step
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 2.7V ~ 3.6V
- Voltage - Supply, Digital:
- 2.7V ~ 3.6V
- Features:
- -
- Operating Temperature:
- -40°C ~ 75°C
- Supplier Device Package:
- 24-TSSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
ADC1173CIMTC/NOPB FAQ
1.How can I place an order for ADC1173CIMTC/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for ADC1173CIMTC/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADC1173CIMTC/NOPB reliable?
The price and inventory of ADC1173CIMTC/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADC1173CIMTC/NOPB is usually 5 days.
3.What payment methods are accepted for ADC1173CIMTC/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADC1173CIMTC/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADC1173CIMTC/NOPB?
ADC1173CIMTC/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADC1173CIMTC/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADC1173CIMTC/NOPB?
For technical support, including ADC1173CIMTC/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADC1173CIMTC/NOPB requirements.
6.How does Aetrix verify that ADC1173CIMTC/NOPB is sourced from the original manufacturer or authorized distributors?
All ADC1173CIMTC/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADC1173CIMTC/NOPB meets industry standards.
7.What is the process for return or replacement of ADC1173CIMTC/NOPB?
All ADC1173CIMTC/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with ADC1173CIMTC/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADC1173CIMTC/NOPB part is unused and in its original packaging.
Return procedure for ADC1173CIMTC/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADC1173CIMTC/NOPB Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

