Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Data Acquisition > Analog to Digital Converters (ADC)

Texas Instruments ADC12010CIVYX/NOPB

Name: ADC12010CIVYX/NOPB
Brand: Texas Instruments
SKU: ADC12010CIVYX/NOPB
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: ADC12010CIVYX/NOPB

Manufacturer:: Texas Instruments

Category:: Analog to Digital Converters (ADC)

Package:: 32-LQFP

Datasheet:: ADC12010CIVYX/NOPB.pdf

Description:: IC ADC 12BIT PIPELINED 32TQFP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,360

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

ADC12010CIVYX/NOPB from Texas Instruments is a 12-bit, 10 MSPS monolithic CMOS analog-to-digital converter with internal sample-and-hold, differential pipeline architecture, and on-chip reference buffer. It operates on a single +5V supply, consumes 160 mW at full rate, delivers 11.3-bit ENOB at 10.1 MHz input, and targets high-fidelity signal acquisition in instrumentation and DSP front ends.

For engineers reviewing the ADC12010CIVYX/NOPB datasheet, ADC12010CIVYX/NOPB pinout, ADC12010CIVYX/NOPB application, or ADC12010CIVYX/NOPB equivalent, key selection considerations include its 32-lead LQFP package, 2.0V nominal reference input range (1.0–2.4V), 6-cycle conversion latency, ±0.3 LSB typical DNL, and differential input requirement for optimal SFDR and THD performance.

Technical Context

The ADC12010CIVYX/NOPB implements a 3-stage differential pipeline architecture with digital error correction to achieve 12-bit resolution without missing codes across −40°C to +85°C. Its on-chip sample-and-hold supports full-scale 2V_REF differential input swing and enables acquisition at the rising edge of CLK with 1.2 ns aperture delay and 2 ps rms aperture jitter.

It features separate analog (VA), digital (VD), and output driver (VDR) supplies-each with dedicated ground returns (AGND, DGND, DR GND)-to isolate noise paths. The buffered VREF input accepts 1.0–2.4V, while VRP/VRM/VRN pins require 0.1 µF bypassing to AGND and must remain unloaded.

Key Specifications

Parameter	Value and Actual Design Meaning
Resolution	12 bits with no missing codes guaranteed - ensures monotonic transfer function and deterministic code mapping for precision measurement systems.
Sampling Rate	10 MSPS minimum - supports real-time digitization of signals up to 10.1 MHz with 66 dB SINAD and 69 dB SFDR.
Differential Nonlinearity	±0.3 LSB typical - limits code-width variation to <0.1% of full scale, critical for accurate histogram-based linearity analysis.
Effective Number of Bits	11.3 bits at f_IN = 10.1 MHz - reflects actual dynamic performance including noise and distortion, not just static resolution.
Power Consumption	160 mW at 10 MSPS - includes analog, digital, and reference current; drops to 25 mW in power-down mode via PD pin.
Aperture Jitter	2 ps rms - directly limits SNR above ~1 MHz; enables >70 dB SNR at 1 MHz input despite 10 MSPS clock.
Input Voltage Range	2V_REF full-scale differential (e.g., ±1.0 V with V_REF = 2.0 V) - defines maximum undistorted input amplitude before clipping.
Operating Temperature	−40°C to +85°C - validated for industrial environments; INL and DNL remain within ±1.5 LSB and ±0.9 LSB max over full range.

Pinout & Package

The ADC12010CIVYX/NOPB is housed in a 32-lead LQFP package (7 mm × 7 mm, 0.8 mm pitch) with exposed thermal pad. Pin assignments are optimized for analog/digital isolation: analog inputs (VIN+, VIN−) and reference (VREF, VRP/VRM/VRN) are grouped on one side; digital outputs (D0–D11), clock (CLK), and control (OE, PD) occupy opposing edges; power pins (VA, VD, VDR) and grounds (AGND, DGND, DR GND) are distributed to minimize coupling.

Pin/Terminal	Circuit Role	Design Meaning
VIN+, VIN−	Differential analog input pair	Accepts 2V_REF full-scale swing centered on VCM; single-ended operation possible but degrades SFDR by ≥10 dB.
VREF	Reference voltage input	High-impedance (100 MΩ min) buffered input; requires 0.1 µF bypass to AGND; 1.0–2.4V range sets LSB size (977 µV at 2.0V).
VRP, VRM, VRN	Reference bypass terminals	Must be connected only to 0.1 µF capacitors to AGND; loading causes reference instability and increased THD.
CLK	Digital clock input	Rising-edge triggered; 100 kHz–15 MHz range; 30 ns min high/low time; timing-critical for aperture accuracy.
OE	Output enable	Active-low TTL/CMOS-compatible control; places D0–D11 in high-Z state when high, enabling bus sharing.
PD	Power-down control	Active-high logic input; reduces total power to 25 mW; exit latency ≤500 ns with 0.1 µF on VRP/VRM/VRN.
D0–D11	12-bit offset binary data outputs	MSB = D11, LSB = D0; output levels compatible with 2.35–5.0 V logic; driven by separate VDR supply for level flexibility.
VA, VD, VDR	Analog, digital, and driver supply inputs	VA/VD must track within 100 mV; VDR independent (2.35–5.0 V); each requires local 0.1 µF + 10 µF bypassing.

Key Features

Feature	Design Value
Internal sample-and-hold	Eliminates external S/H circuitry; enables precise sampling at CLK rising edge with 1.2 ns aperture delay and 2 ps rms jitter.
Differential pipeline architecture	Reduces die size and power vs flash converters; achieves 12-bit accuracy at 10 MSPS with digital error correction.
On-chip reference buffer	Accepts high-impedance reference sources (e.g., LM4051CIM3-ADJ); removes need for external op-amp buffering.
Separate analog/digital/output supplies	Enables independent noise management: VA/AGND for analog path, VD/DGND for core logic, VDR/DR GND for clean outputs.
Power-down mode	Reduces total consumption from 160 mW to 25 mW; exit latency <500 ns; ideal for burst-mode acquisition systems.
Pin compatibility	Direct replacement for ADC12020, ADC12040, ADC12L063, and ADC12L066 - simplifies migration across speed grades.

Applications

Image Processing Front End	Instrumentation
Use Scenario: Digitizing CCD/CMOS sensor outputs in medical imaging or machine vision systems requiring low-noise, high-linearity capture at 5–10 MSPS. IC Role / Device Role / Timing Role: Primary ADC in analog signal chain; converts differential video signals with minimal added noise or harmonic distortion. Use Value: 11.3-bit ENOB at 10.1 MHz and 69 dB SFDR preserve fine image detail and contrast resolution without post-processing correction.	Use Scenario: High-accuracy data logging in portable multimeters, oscilloscopes, or spectrum analyzers operating across −40°C to +85°C. IC Role / Device Role / Timing Role: Core digitizer interfacing with programmable gain amplifiers and anti-alias filters; synchronized to system clock. Use Value: Guaranteed no-missing-codes and ±0.9 LSB max DNL ensure traceable calibration and repeatable measurement results.
PC-Based Data Acquisition	DSP Front Ends
Use Scenario: USB or PCIe DAQ cards acquiring multi-channel sensor data (vibration, temperature, strain) at sustained 10 MSPS rates. IC Role / Device Role / Timing Role: High-speed ADC feeding FPGA or microcontroller; OE pin enables direct connection to shared data bus. Use Value: TRI-STATE™ outputs and 2.4–5.0 V logic compatibility simplify interface design with diverse host processors and FPGAs.	Use Scenario: Real-time signal conditioning in telecom baseband processing, software-defined radio, or motor control feedback loops. IC Role / Device Role / Timing Role: Front-end digitizer for I/Q demodulation; processes complex waveforms with minimal intermodulation distortion. Use Value: −75 dBFS IMD at two-tone 4.7/4.9 MHz and 66 dB SFDR support clean spectral analysis without guard bands.

Image Processing Front End

Instrumentation

Use Scenario: Digitizing CCD/CMOS sensor outputs in medical imaging or machine vision systems requiring low-noise, high-linearity capture at 5–10 MSPS.

IC Role / Device Role / Timing Role: Primary ADC in analog signal chain; converts differential video signals with minimal added noise or harmonic distortion.

Use Value: 11.3-bit ENOB at 10.1 MHz and 69 dB SFDR preserve fine image detail and contrast resolution without post-processing correction.

Use Scenario: High-accuracy data logging in portable multimeters, oscilloscopes, or spectrum analyzers operating across −40°C to +85°C.

IC Role / Device Role / Timing Role: Core digitizer interfacing with programmable gain amplifiers and anti-alias filters; synchronized to system clock.

Use Value: Guaranteed no-missing-codes and ±0.9 LSB max DNL ensure traceable calibration and repeatable measurement results.

PC-Based Data Acquisition

DSP Front Ends

Use Scenario: USB or PCIe DAQ cards acquiring multi-channel sensor data (vibration, temperature, strain) at sustained 10 MSPS rates.

IC Role / Device Role / Timing Role: High-speed ADC feeding FPGA or microcontroller; OE pin enables direct connection to shared data bus.

Use Value: TRI-STATE™ outputs and 2.4–5.0 V logic compatibility simplify interface design with diverse host processors and FPGAs.

Use Scenario: Real-time signal conditioning in telecom baseband processing, software-defined radio, or motor control feedback loops.

IC Role / Device Role / Timing Role: Front-end digitizer for I/Q demodulation; processes complex waveforms with minimal intermodulation distortion.

Use Value: −75 dBFS IMD at two-tone 4.7/4.9 MHz and 66 dB SFDR support clean spectral analysis without guard bands.

Equivalent & Alternatives

The following parts are listed as comparable options for similar high-speed ADC applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
ADC12020CIVYX/NOPB	Same 12-bit resolution and LQFP-32 package, but rated for 20 MSPS; higher power (220 mW) and reduced ENOB (10.9 bits at 10.1 MHz).	Better suited for systems requiring headroom beyond 10 MSPS; less optimal for power-constrained 10 MSPS designs.	Select ADC12020CIVYX/NOPB only if future speed scalability or margin is required; ADC12010CIVYX/NOPB offers lower power and better ENOB at 10 MSPS.
ADS8325IPFBT	16-bit, 100 kSPS SAR ADC in 48-pin TQFP; no internal S/H; serial SPI interface; 1.2 mW typical power.	Targets precision DC/low-frequency measurements-not high-speed AC digitization; incompatible pinout and interface.	Choose ADS8325IPFBT for high-resolution static measurements; ADC12010CIVYX/NOPB remains optimal for >1 MSPS AC signal fidelity.

Compared with ADC12020CIVYX/NOPB and ADS8325IPFBT, the ADC12010CIVYX/NOPB uniquely balances 10 MSPS throughput, 11.3-bit dynamic performance, and 160 mW power in a pin-compatible LQFP-32 package-making it the most efficient choice for industrial and communications systems operating precisely at the 10 MSPS threshold.

Availability

ADC12010CIVYX/NOPB is available at Aetrix Electronics and suitable for image processing front ends, instrumentation systems, and PC-based data acquisition requiring stable component supply, long-term industrial temperature support, and verified 12-bit dynamic performance.

Supply support for ADC12010CIVYX/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and high-performance data converters for industrial, automotive, and communications markets.

The ADC12010CIVYX/NOPB belongs to TI's high-speed pipeline ADC product line, engineered for applications demanding 10+ MSPS sampling with sub-1 LSB linearity and low power in compact packages.

FAQ

What is the minimum clock frequency supported by the ADC12010CIVYX/NOPB?

The ADC12010CIVYX/NOPB supports a minimum clock frequency of 100 kHz per the datasheet's AC Electrical Characteristics table. This allows flexible use in burst-mode or low-duty-cycle acquisition systems where continuous 10 MSPS operation is unnecessary. At lower frequencies, power consumption scales down proportionally, and aperture jitter remains stable at 2 ps rms, preserving SNR integrity across the operational range of the ADC12010CIVYX/NOPB.

Does the ADC12010CIVYX/NOPB require external reference buffering?

No, the ADC12010CIVYX/NOPB integrates an on-chip reference buffer, eliminating the need for external op-amps. The VREF pin presents 100 MΩ input impedance and accepts 1.0–2.4V directly-TI recommends the LM4051CIM3-ADJ for precision 2.0V generation. External buffering is unnecessary unless ultra-low noise (<1 µV p-p) or remote sensing is required, as the internal buffer maintains THD <−74 dB and SFDR >69 dB under standard conditions for the ADC12010CIVYX/NOPB.

Can the ADC12010CIVYX/NOPB operate with a single-ended analog input?

Yes, the ADC12010CIVYX/NOPB supports single-ended operation by connecting VIN− to VCM, but this degrades dynamic performance: SFDR drops ≥10 dB and THD increases significantly versus differential mode. The datasheet explicitly states that "full use of the differential input is recommended for optimum performance." For applications where layout constraints prevent true differential routing, designers must validate SNR, SFDR, and IMD against system requirements using the ADC12010CIVYX/NOPB's measured single-ended performance curves.

What is the purpose of the VRP, VRM, and VRN pins on the ADC12010CIVYX/NOPB?

The VRP, VRM, and VRN pins are dedicated reference bypass terminals-not signal or supply pins. Each must be connected to AGND via a 0.1 µF capacitor only; loading them with resistors, traces, or additional capacitance causes reference instability and increased THD. These pins decouple high-frequency noise from the internal reference generator, enabling stable 2.0V reference operation. Their proper use is essential to achieving the specified 11.3-bit ENOB and 66 dB SFDR of the ADC12010CIVYX/NOPB.

How does power-down mode affect latency and wake-up time in the ADC12010CIVYX/NOPB?

In power-down mode (PD = high), the ADC12010CIVYX/NOPB reduces current draw to 25 mW and halts conversion. Wake-up requires ≤500 ns after PD returns low, provided 0.1 µF capacitors are placed on VRP, VRM, and VRN pins. During this interval, the internal reference and pipeline stages re-stabilize; no conversion data is valid until after the latency period. This fast recovery enables duty-cycled operation in battery-powered or thermally constrained systems using the ADC12010CIVYX/NOPB.

ADC12010CIVYX/NOPB Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: -

Package/Case:: 32-LQFP

Packaging:: Tape & Reel (TR)

Product Status:: Discontinued at Digi-Key

Number of Bits:: 12

Sampling Rate (Per Second):: 10M

Number of Inputs:: 1

Input Type:: Differential

Data Interface:: Parallel

Configuration:: S/H-ADC

Ratio - S/H:ADC:: 1:1

Number of A/D Converters:: 1

Architecture:: Pipelined

Reference Type:: External, Internal

Voltage - Supply, Analog:: 5V

Voltage - Supply, Digital:: 5V

Features:: -

Operating Temperature:: -40°C ~ 85°C

Supplier Device Package:: 32-TQFP (7x7)

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

ADC12010CIVYX/NOPB FAQ

1.How can I place an order for ADC12010CIVYX/NOPB through Aetrix?

Please submit a Request for Quotation (RFQ) for ADC12010CIVYX/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for ADC12010CIVYX/NOPB reliable?

The price and inventory of ADC12010CIVYX/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADC12010CIVYX/NOPB is usually 5 days.

3.What payment methods are accepted for ADC12010CIVYX/NOPB?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADC12010CIVYX/NOPB transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for ADC12010CIVYX/NOPB?

ADC12010CIVYX/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your ADC12010CIVYX/NOPB order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for ADC12010CIVYX/NOPB?

For technical support, including ADC12010CIVYX/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADC12010CIVYX/NOPB requirements.

6.How does Aetrix verify that ADC12010CIVYX/NOPB is sourced from the original manufacturer or authorized distributors?

All ADC12010CIVYX/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADC12010CIVYX/NOPB meets industry standards.

7.What is the process for return or replacement of ADC12010CIVYX/NOPB?

All ADC12010CIVYX/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with ADC12010CIVYX/NOPB, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The ADC12010CIVYX/NOPB part is unused and in its original packaging.

Return procedure for ADC12010CIVYX/NOPB:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…