Texas Instruments ADC122S051QIMM/NOPB
- Part No.:
- ADC122S051QIMM/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
ADC122S051QIMM/NOPB.pdf
- Description:
- IC ADC 12BIT SAR 8VSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,023
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADC122S051QIMM/NOPB from Texas Instruments is a dual-channel, 12-bit successive-approximation ADC with SPI-compatible serial interface, 200–500 ksps sample rate, ±0.5 LSB typical INL, and operation from 2.7V to 5.25V supply. It integrates internal track-and-hold and multiplexer for IN1/IN2 analog inputs, targeting precision data acquisition in space-constrained industrial and automotive systems.
For engineers reviewing the ADC122S051QIMM/NOPB datasheet, ADC122S051QIMM/NOPB pinout, ADC122S051QIMM/NOPB application, or ADC122S051QIMM/NOPB equivalent, key selection criteria include its AEC-Q100 qualification, 72.5 dB SNR at 40.2 kHz, 0.14 µW shutdown power at 3V, 8-pin VSSOP package, and straight-binary output compatible with SPI/QSPI/MICROWIRE controllers.
Technical Context
The ADC122S051QIMM/NOPB employs a charge-redistribution DAC architecture with internal track-and-hold, enabling simultaneous sampling control across two channels via programmable MUX address bits (ADD0–ADD2). Conversion timing is fully synchronous to SCLK, requiring 16 clock cycles per frame - 3 for acquisition and 13 for conversion + MSB-first readout.
Its digital interface uses CS as frame initiator and output enable: DOUT enters high-impedance when CS is high, and DIN accepts 8-bit control register data on rising SCLK edges within each frame. Power management is implemented via CS-driven shutdown, reducing supply current to 38 nA at 3.6V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit with no missing codes - ensures monotonicity and full-scale fidelity in closed-loop control feedback paths. |
| Sample Rate | 200–500 ksps range - supports real-time monitoring of fast transients in motor phase currents or sensor bursts without oversampling hardware. |
| INL / DNL | ±0.5 LSB / +0.7/−0.4 LSB typical - enables <1 LSB error in 12-bit measurement systems without calibration. |
| SNR | 72.5 dB at 40.2 kHz - delivers >11.7 ENOB for accurate representation of low-amplitude signals in noisy industrial environments. |
| Supply Range | +2.7V to +5.25V - allows direct interfacing with 3.3V or 5V microcontrollers and compatibility with legacy industrial rails. |
| Power (3V) | 3.0 mW active / 0.14 µW shutdown - reduces thermal load in sealed enclosures and extends battery life in portable diagnostics. |
| Package | 8-pin VSSOP (2.3 mm × 2.0 mm) - fits high-density PCB layouts where QFN or SOIC are too large. |
Pinout & Package
ADC122S051QIMM/NOPB is housed in an 8-lead VSSOP package (DGK suffix), with exposed pad not electrically connected. Thermal resistance θJA = 250°C/W; requires standard lead-free reflow profile per TI packaging guidelines.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - CS | Chip Select / Frame Control | Falling edge initiates conversion frame and enables DOUT; high state forces shutdown and tri-states output. |
| 2 - VA | Analog Supply | +2.7V to +5.25V reference and supply rail; must be bypassed with 1 µF + 0.1 µF capacitors within 1 cm. |
| 3 - GND | Analog Ground | Common return for analog circuitry; separate from digital ground in mixed-signal layout to minimize noise coupling. |
| 4 - IN2 | Analog Input Channel 2 | 0V to VA input range; selected via ADD[2:0] = 010 in control register; shares same acquisition and conversion path as IN1. |
| 5 - IN1 | Analog Input Channel 1 | 0V to VA input range; default channel sampled after power-up; selected via ADD[2:0] = 000. |
| 6 - DIN | Serial Data Input | Loads 8-bit control register on rising SCLK edges during first 8 clocks of each frame; determines next channel to convert. |
| 7 - DOUT | Serial Data Output | MSB-first 12-bit straight-binary result clocked out on falling SCLK edges starting at cycle 5; tri-stated when CS is high. |
| 8 - SCLK | Serial Clock Input | Drives all timing: 3 cycles for track, 13 for hold/convert/readout; supports 3.2–8 MHz frequency with 30–70% duty cycle. |
Key Features
| Feature | Design Value |
|---|---|
| AEC-Q100 qualified (Grade 3) | Rated for −40°C to +85°C operation with CDM Class C2 - suitable for under-hood automotive sensors and industrial control modules. |
| Variable power management | CS-driven shutdown reduces current to 38 nA at 3.6V - eliminates need for external power gating in always-on monitoring nodes. |
| Single-supply operation | No external reference or negative rail required; VA serves as both supply and full-scale reference - simplifies BOM and layout. |
| SPI-compatible serial interface | Direct connection to MSP430, STM32, or C2000 DSPs without level shifters or protocol translation - cuts firmware overhead. |
| Channel-to-channel crosstalk | −86 dB at 40.2 kHz - prevents signal leakage between IN1 and IN2 in differential or ratiometric sensing applications. |
Applications
| Motor Phase Current Sensing | Automotive Cabin Pressure Monitoring |
|---|---|
|
Use Scenario: Real-time sampling of shunt voltage across dual-phase motor windings in BLDC inverters. IC Role / Device Role / Timing Role: Dual-channel ADC acquires synchronized IN1/IN2 samples at 500 ksps to reconstruct current waveforms with <1 µs inter-channel skew. Use Value: Enables field-oriented control (FOC) with 12-bit resolution and 72.5 dB SNR - improves torque ripple suppression by >3 dB vs. 10-bit alternatives. |
Use Scenario: Continuous pressure transducer readout in HVAC control units for cabin climate regulation. IC Role / Device Role / Timing Role: Converts analog outputs from piezoresistive pressure sensors (IN1) and temperature compensation thermistors (IN2) in alternating frames. Use Value: AEC-Q100 qualification and −40°C to +85°C operation ensure reliability across vehicle lifecycle; 0.14 µW shutdown extends module standby time. |
| Portable Battery Management Unit | Industrial PLC Analog Input Module |
|
Use Scenario: Simultaneous cell voltage and pack current monitoring in handheld test equipment for Li-ion packs. IC Role / Device Role / Timing Role: Uses IN1 for voltage divider output and IN2 for current-sense amplifier output; SPI interface minimizes MCU GPIO usage. Use Value: 3.0 mW active power at 3V enables >10-hour runtime on single-cell Li-ion; 8-pin VSSOP saves board area versus SOIC-16 alternatives. |
Use Scenario: High-density analog input card acquiring 4–8 channels via external multiplexing, with local signal conditioning. IC Role / Device Role / Timing Role: ADC122S051QIMM/NOPB serves as front-end digitizer per pair of conditioned signals, reducing FPGA resource load. Use Value: 200–500 ksps programmability allows dynamic throughput scaling; ±0.5 LSB INL meets IEC 61000-4-30 Class A accuracy requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel 12-bit SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADC122S021 | Lower max sample rate (200 ksps only); identical pinout, INL (±0.5 LSB), and supply range. | Targeted at cost-sensitive, lower-throughput systems like basic sensor nodes or legacy industrial interfaces. | Select when 200 ksps suffices and power budget allows 3.0 mW at 3V - avoids over-specifying speed. |
| ADC122S101 | Higher max sample rate (1 Msps); same architecture, package, and AEC-Q100 qualification; slightly higher power (4.5 mW @3V). | Required for ultrasonic flow metering or vibration analysis where >500 ksps capture is essential. | Choose when future-proofing for higher bandwidth or when system-level timing margins demand headroom beyond 500 ksps. |
Compared with ADC122S021 and ADC122S101, the ADC122S051QIMM/NOPB provides optimal balance of speed (200–500 ksps), power (3.0 mW/0.14 µW), and automotive qualification - making it the preferred choice for mid-tier real-time control and diagnostics where neither entry-level nor premium speed is required.
Availability
ADC122S051QIMM/NOPB is available at Aetrix Electronics and suitable for motor control systems, automotive cabin electronics, portable instrumentation, and industrial PLC analog input modules requiring stable component supply and AEC-Q100 compliance.
Supply support for ADC122S051QIMM/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in precision data converters and automotive-grade ICs.
The ADC122S051QIMM/NOPB belongs to TI's precision SAR ADC family designed for high-reliability, low-power, dual-channel data acquisition in automotive and industrial environments - emphasizing AEC-Q100 qualification, wide supply range, and SPI simplicity.
FAQ
What is the operating temperature range for ADC122S051QIMM/NOPB?
The ADC122S051QIMM/NOPB is specified for operation from −40°C to +85°C and is AEC-Q100 qualified (Grade 3), confirming its suitability for under-dash automotive modules and industrial control cabinets without derating. This range is validated across all electrical parameters including INL, SNR, and power consumption.
Does ADC122S051QIMM/NOPB require an external voltage reference?
No, ADC122S051QIMM/NOPB uses its VA supply pin as the internal reference - full-scale range is 0V to VA, with LSB = VA/4096. No external reference is needed, simplifying design and reducing component count. Bypassing VA with 1 µF + 0.1 µF capacitors near the pin is mandatory for SNR performance.
How does the ADC122S051QIMM/NOPB handle channel selection between IN1 and IN2?
Channel selection is controlled via the 3-bit ADD[2:0] field in the 8-bit control register loaded through DIN. IN1 is selected with ADD[2:0] = 000 (default after power-up); IN2 with 010. ADD[2:0] = 1xx is invalid and causes indeterminate DOUT behavior - firmware must avoid this code.
What is the minimum and maximum SCLK frequency supported by ADC122S051QIMM/NOPB?
The ADC122S051QIMM/NOPB supports SCLK frequencies from 3.2 MHz to 8 MHz for guaranteed AC performance (SNR, THD, SFDR). While functional outside this range per Operating Ratings, electrical characteristics are only ensured within this band - using 5 MHz SCLK enables reliable 500 ksps throughput with margin.
Is ADC122S051QIMM/NOPB pin-compatible with other devices in the ADC122Sxx1 family?
Yes, ADC122S051QIMM/NOPB is fully pin- and function-compatible with ADC122S021 and ADC122S101 per TI's documentation. All share identical 8-pin VSSOP footprint, pin functions, control register map, and serial timing - enabling drop-in replacement based on required sample rate (200/500/1000 ksps).
ADC122S051QIMM/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 500k
- Number of Inputs:
- 2
- Input Type:
- Single Ended
- Data Interface:
- SPI, DSP
- Configuration:
- MUX-S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- Supply
- Voltage - Supply, Analog:
- 2.7V ~ 5.25V
- Voltage - Supply, Digital:
- 2.7V ~ 5.25V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 8-VSSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
ADC122S051QIMM/NOPB FAQ
1.How can I place an order for ADC122S051QIMM/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for ADC122S051QIMM/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADC122S051QIMM/NOPB reliable?
The price and inventory of ADC122S051QIMM/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADC122S051QIMM/NOPB is usually 5 days.
3.What payment methods are accepted for ADC122S051QIMM/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADC122S051QIMM/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADC122S051QIMM/NOPB?
ADC122S051QIMM/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADC122S051QIMM/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADC122S051QIMM/NOPB?
For technical support, including ADC122S051QIMM/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADC122S051QIMM/NOPB requirements.
6.How does Aetrix verify that ADC122S051QIMM/NOPB is sourced from the original manufacturer or authorized distributors?
All ADC122S051QIMM/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADC122S051QIMM/NOPB meets industry standards.
7.What is the process for return or replacement of ADC122S051QIMM/NOPB?
All ADC122S051QIMM/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with ADC122S051QIMM/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADC122S051QIMM/NOPB part is unused and in its original packaging.
Return procedure for ADC122S051QIMM/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADC122S051QIMM/NOPB Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
