Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Data Acquisition > Analog to Digital Converters (ADC)

Texas Instruments ADC12D800RFIUT/NOPB

Name: ADC12D800RFIUT/NOPB
Brand: Texas Instruments
SKU: ADC12D800RFIUT/NOPB
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: ADC12D800RFIUT/NOPB

Manufacturer:: Texas Instruments

Category:: Analog to Digital Converters (ADC)

Package:: 292-BBGA

Datasheet:: ADC12D800RFIUT/NOPB.pdf

Description:: IC ADC 12BIT FOLD INTERP 292BGA

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,530

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

ADC12D800RFIUT/NOPB from Texas Instruments is a 12-bit, 1.6 GSPS RF-sampling analog-to-digital converter optimized for direct RF sampling up to 2.7 GHz. It operates in interleaved mode with 59.7 dB SNR, -71 dBc IMD3 at -16 dBFS (f_IN = 2.7 GHz), and 50.4 dB noise power ratio, serving as the front-end digitizer in wideband communications and radar receive paths.

For engineers reviewing the ADC12D800RFIUT/NOPB datasheet, ADC12D800RFIUT/NOPB pinout, ADC12D800RFIUT/NOPB application, or ADC12D800RFIUT/NOPB equivalent, key selection criteria include RF input bandwidth support, DESCLKIQ timing mode compatibility, LVDS output data rate configuration (1:1 or 1:2 demux), and AutoSync multi-chip synchronization capability.

Technical Context

The ADC12D800RFIUT/NOPB implements dual-channel interleaved sampling architecture with configurable DES (Dual Edge Sampling) and non-DES modes. Its analog front end includes internally terminated, buffered differential inputs with AC/DC coupling selection via VCMO pin and full-scale range adjustment via FSR pin.

Digital interface uses programmable LVDS outputs compliant with IEEE 1596.3-1996, supporting SDR or DDR clocking, 1:1 non-demuxed or 1:2 demuxed data formatting, and time-stamped trigger capture. Calibration is executed via dedicated CAL, CalDly, and serial interface control bits.

Key Specifications

Parameter	Value and Actual Design Meaning
Resolution	12-bit - Enables high-fidelity digitization of wide dynamic range RF signals without dithering.
Sampling Rate (Interleaved)	1.6 GSPS - Supports Nyquist zone extension beyond 7th zone for direct RF sampling up to 2.7 GHz.
SNR (f_IN = 498 MHz)	59.7 dB (typ) - Delivers >9.5 ENOB for accurate baseband and IF signal reconstruction.
IMD3 (f_IN = 2.7 GHz, -16 dBFS)	-71 dBc (typ) - Ensures clean spectral purity in dense multi-carrier wireless environments.
Noise Floor	-152.2 dBm/Hz (typ) - Minimizes quantization-limited sensitivity degradation in low-SNR radar/LIDAR applications.
Power Consumption	2.50 W (typ) - Requires thermal management via 292-ball HSBGA package with center ground thermal vias.
LVDS Output Format	1:1 non-demuxed or 1:2 demuxed - Matches FPGA capture logic depth and I/O bandwidth constraints.

Pinout & Package

The ADC12D800RFIUT/NOPB is housed in a lead-free, thermally enhanced 292-ball HSBGA package (Package Number NXA0292A), with center ground balls soldered to PCB thermal plane for rated performance per TI SNAS502E.

Pin/Terminal	Circuit Role	Design Meaning
VinI+/−, VinQ+/−	Differential analog inputs	Internally terminated 100-Ω inputs; support AC/DC coupling via VCMO pin and full-scale range selection via FSR pin.
CLK+/−, DCLKI+/−, DCLKQ+/−	Differential clock inputs	Accepts 1.6 GHz sampling clock (CLK) and separate I/Q channel data clocks (DCLKI/Q); supports <1 ps jitter tolerance.
DES, NDM, DDRPh, CAL, CalDly	Mode and calibration control	Hardware-configurable pins enabling DES/non-DES mode, demux/non-demux, DDR phase alignment, and on-command calibration initiation.
DId0+/- to DId11+/-, DQd0+/- to DQd11+/-	LVDS digital outputs	Two banks of 12-bit LVDS pairs delivering interleaved I/Q data; configurable for SDR/DDR and 1:1/1:2 demux formats.
AutoSync, DCLK_RST+	Multi-device synchronization	Enables deterministic phase alignment across multiple ADC12D800RFIUT/NOPB devices without external timing controllers.

Key Features

Feature	Design Value
DESCLKIQ Mode	Enables simultaneous I/Q sampling at full 1.6 GSPS rate using shared clock edge, reducing FPGA clock domain complexity.
AutoSync Multi-Chip Sync	Eliminates manual skew tuning across boards by automatically aligning sampling phases of up to 8 ADC12D800RFIUT/NOPB units.
Programmable Input Offset & Gain	Per-channel offset adjust (±128 LSB) and full-scale range scaling (±12%) correct for front-end amplifier mismatches and balun imbalances.
Time Stamp Trigger Capture	Latches external asynchronous trigger events into digital output stream with sub-clock-cycle resolution for precise event correlation.
On-Command Calibration	Runtime recalibration (via SPI or CAL pin) compensates for temperature drift and aging effects without interrupting data acquisition.

Applications

3G/4G Wireless Basestation	RADAR / LIDAR Receive Path
Use Scenario: Digitizing wide instantaneous bandwidth (≥100 MHz) RF signals in massive MIMO and active antenna systems. IC Role / Device Role / Timing Role: Primary RF sampling ADC capturing uplink/downlink carriers directly at IF or RF frequency. Use Value: 1.6 GSPS interleaved rate and -71 dBc IMD3 enable single-shot capture of multi-carrier LTE-A signals without analog preselection.	Use Scenario: High-fidelity pulse compression and Doppler processing in X-band phased array radar receivers. IC Role / Device Role / Timing Role: Front-end digitizer acquiring chirped waveforms with sub-picosecond aperture jitter tolerance. Use Value: -152.2 dBm/Hz noise floor and 59.7 dB SNR preserve weak target returns amid clutter and jamming.
Wideband Microwave Backhaul	RF Sampling Software Defined Radio
Use Scenario: Full-spectrum monitoring and adaptive modulation decoding in E-band point-to-point links. IC Role / Device Role / Timing Role: Wideband spectrum analyzer core with real-time FFT-ready LVDS output formatting. Use Value: 1:2 demux LVDS output reduces FPGA I/O count while maintaining 800 MSPS per lane for efficient FFT engine interfacing.	Use Scenario: Reconfigurable transceiver platform supporting multiple waveforms (WLAN, LTE, 5G NR) via software-defined front end. IC Role / Device Role / Timing Role: Universal ADC supporting both direct RF sampling and IF digitization via programmable input coupling and gain. Use Value: VCMO and FSR pins allow hardware-selectable AC/DC coupling and ±12% full-scale scaling to match diverse RF chain architectures.

3G/4G Wireless Basestation

RADAR / LIDAR Receive Path

Use Scenario: Digitizing wide instantaneous bandwidth (≥100 MHz) RF signals in massive MIMO and active antenna systems.

IC Role / Device Role / Timing Role: Primary RF sampling ADC capturing uplink/downlink carriers directly at IF or RF frequency.

Use Value: 1.6 GSPS interleaved rate and -71 dBc IMD3 enable single-shot capture of multi-carrier LTE-A signals without analog preselection.

Use Scenario: High-fidelity pulse compression and Doppler processing in X-band phased array radar receivers.

IC Role / Device Role / Timing Role: Front-end digitizer acquiring chirped waveforms with sub-picosecond aperture jitter tolerance.

Use Value: -152.2 dBm/Hz noise floor and 59.7 dB SNR preserve weak target returns amid clutter and jamming.

Wideband Microwave Backhaul

RF Sampling Software Defined Radio

Use Scenario: Full-spectrum monitoring and adaptive modulation decoding in E-band point-to-point links.

IC Role / Device Role / Timing Role: Wideband spectrum analyzer core with real-time FFT-ready LVDS output formatting.

Use Value: 1:2 demux LVDS output reduces FPGA I/O count while maintaining 800 MSPS per lane for efficient FFT engine interfacing.

Use Scenario: Reconfigurable transceiver platform supporting multiple waveforms (WLAN, LTE, 5G NR) via software-defined front end.

IC Role / Device Role / Timing Role: Universal ADC supporting both direct RF sampling and IF digitization via programmable input coupling and gain.

Use Value: VCMO and FSR pins allow hardware-selectable AC/DC coupling and ±12% full-scale scaling to match diverse RF chain architectures.

Equivalent & Alternatives

The following parts are listed as comparable options for similar RF sampling ADC applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
ADC12D500RFIUT/NOPB	Lower 1.0 GSPS interleaved rate; identical pinout, package, and register map; reduced power (2.02 W).	Targeted at cost-sensitive or thermally constrained 500–800 MSPS applications where 1.6 GSPS is not required.	Select when system bandwidth ≤ 500 MHz and thermal budget limits full-power operation.
AD9689BCPZ-1300	14-bit, 1.3 GSPS; JESD204B serial interface instead of LVDS; higher ENOB (10.3 bits) but no AutoSync feature.	Suited for high-resolution instrumentation and test equipment requiring JESD204B backplane integration.	Choose when JESD204B FPGA compatibility and >12-bit resolution outweigh need for deterministic multi-chip sync.

Compared with ADC12D500RFIUT/NOPB and AD9689BCPZ-1300, the ADC12D800RFIUT/NOPB uniquely balances ultra-high 1.6 GSPS sampling, deterministic AutoSync, and LVDS simplicity-making it optimal for synchronized multi-antenna RF systems where timing predictability and interface robustness are critical.

Availability

ADC12D800RFIUT/NOPB is available at Aetrix Electronics and suitable for 3G/4G wireless basestation, RADAR/LIDAR receive path, and wideband microwave backhaul applications requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.

Supply support for ADC12D800RFIUT/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and high-performance data converters for industrial, automotive, and communications markets.

The ADC12D800RFIUT/NOPB belongs to TI's GSPS RF-sampling ADC product line, designed specifically for direct RF digitization in next-generation wireless infrastructure, defense radar, and broadband test equipment.

FAQ

What is the maximum RF input frequency supported by ADC12D800RFIUT/NOPB?

The ADC12D800RFIUT/NOPB supports direct RF sampling up to and above 2.7 GHz, with verified IMD3 and noise performance maintained through the 7th Nyquist zone. This capability enables digitization of cellular, radar, and microwave bands without analog downconversion stages, preserving signal integrity and simplifying front-end design. The ADC12D800RFIUT/NOPB achieves this using a high-linearity interleaved architecture with calibrated timing skew.

Does ADC12D800RFIUT/NOPB support DC-coupled analog inputs?

Yes, ADC12D800RFIUT/NOPB supports both AC- and DC-coupled analog inputs via the VCMO pin. When VCMO is asserted, internal common-mode bias is disabled, allowing true DC-coupled operation with externally biased differential inputs. This mode is essential for zero-IF receiver architectures and baseband signal acquisition. The ADC12D800RFIUT/NOPB maintains full 12-bit linearity and offset adjust capability in DC-coupled mode.

How does the AutoSync feature work on ADC12D800RFIUT/NOPB?

The AutoSync feature on ADC12D800RFIUT/NOPB enables deterministic phase alignment across multiple devices using a shared AutoSync signal and internal delay calibration. Upon assertion, each ADC12D800RFIUT/NOPB measures its internal sampling skew relative to the reference edge and adjusts its aperture delay to achieve sub-100-fs inter-device timing alignment. No external calibration hardware or firmware intervention is required, making it ideal for phased array and MIMO systems.

What LVDS output configurations are supported by ADC12D800RFIUT/NOPB?

The ADC12D800RFIUT/NOPB supports four LVDS output configurations: 1:1 non-demuxed SDR, 1:1 non-demuxed DDR, 1:2 demuxed SDR, and 1:2 demuxed DDR. Configuration is controlled via NDM, DDRPh, and SPI registers. The 1:2 demuxed mode delivers 800 MSPS per LVDS lane, easing FPGA capture timing closure, while DDR mode doubles effective data rate per lane without increasing pin count. All modes comply with IEEE 1596.3-1996.

Is ADC12D800RFIUT/NOPB pin-compatible with other TI GSPS ADCs?

Yes, ADC12D800RFIUT/NOPB is pin-compatible with the ADC1xD1x00 family per TI documentation, sharing identical 292-ball HSBGA footprint (NXA0292A), power ball mapping, and critical signal placement (e.g., VinI+/−, CLK+/−, LVDS banks). This allows drop-in replacement in existing layouts when upgrading from lower-speed variants, provided thermal and signal integrity margins accommodate the higher 2.5 W power dissipation of ADC12D800RFIUT/NOPB.

ADC12D800RFIUT/NOPB Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: -

Package/Case:: 292-BBGA

Packaging:: Bulk

Product Status:: Active

Number of Bits:: 12

Sampling Rate (Per Second):: 1.6G

Number of Inputs:: 2

Input Type:: Differential

Data Interface:: LVDS - Parallel

Configuration:: MUX-S/H-ADC

Ratio - S/H:ADC:: 1:1

Number of A/D Converters:: 2

Architecture:: Folding Interpolating

Reference Type:: Internal

Voltage - Supply, Analog:: 1.8V ~ 2V

Voltage - Supply, Digital:: 1.8V ~ 2V

Features:: Simultaneous Sampling

Operating Temperature:: -40°C ~ 85°C

Supplier Device Package:: 292-BGA (27x27)

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

ADC12D800RFIUT/NOPB FAQ

1.How can I place an order for ADC12D800RFIUT/NOPB through Aetrix?

Please submit a Request for Quotation (RFQ) for ADC12D800RFIUT/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for ADC12D800RFIUT/NOPB reliable?

The price and inventory of ADC12D800RFIUT/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADC12D800RFIUT/NOPB is usually 5 days.

3.What payment methods are accepted for ADC12D800RFIUT/NOPB?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADC12D800RFIUT/NOPB transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for ADC12D800RFIUT/NOPB?

ADC12D800RFIUT/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your ADC12D800RFIUT/NOPB order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for ADC12D800RFIUT/NOPB?

For technical support, including ADC12D800RFIUT/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADC12D800RFIUT/NOPB requirements.

6.How does Aetrix verify that ADC12D800RFIUT/NOPB is sourced from the original manufacturer or authorized distributors?

All ADC12D800RFIUT/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADC12D800RFIUT/NOPB meets industry standards.

7.What is the process for return or replacement of ADC12D800RFIUT/NOPB?

All ADC12D800RFIUT/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with ADC12D800RFIUT/NOPB, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The ADC12D800RFIUT/NOPB part is unused and in its original packaging.

Return procedure for ADC12D800RFIUT/NOPB:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…