Texas Instruments ADC3543IRSBT
- Part No.:
- ADC3543IRSBT
- Manufacturer:
- Texas Instruments
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 40-WFQFN Exposed Pad
- Datasheet:
-
ADC3543IRSBT.pdf
- Description:
- SINGLE-CHANNEL, 14-BIT, 65-MSPS,
- Quantity:
- Payment:

- Shipping:

Inventory:107
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADC3543IRSBT from Texas Instruments is a 14-bit, 65-MSPS ultra-low-power analog-to-digital converter optimized for high-precision, low-noise signal acquisition in power-constrained systems. It delivers –154.7 dBFS/Hz noise spectral density, ±0.6 LSB INL, and 78.0 dBFS SNR at 64 MHz input frequency, operating from a single 1.8-V supply across –40°C to +105°C. It supports SDR/DDR/serial CMOS digital interfaces and integrates an on-chip 32-bit NCO with decimation options up to ×32 - ideal for software-defined radio front-ends and industrial monitoring systems requiring fast latency (1 clock cycle) and wide 900-MHz analog input bandwidth.
For engineers reviewing the ADC3543IRSBT datasheet, ADC3543IRSBT pinout, ADC3543IRSBT application, or ADC3543IRSBT equivalent, key selection considerations include its 65-MSPS sampling rate with scalable power (84 mW), 14-bit DC precision, differential analog input architecture, flexible reference options (1.2-V buffered or 1.6-V external), and WQFN-40 package compatibility with high-density PCB layouts.
Technical Context
The ADC3543IRSBT implements a pipeline ADC architecture with integrated digital downconversion capability, including a 32-bit numerically controlled oscillator (NCO) and configurable real/complex decimation filters (×2 to ×32). Its analog front-end features 900-MHz –3-dB input bandwidth and supports both differential and single-ended clock inputs, with aperture jitter of 180 fs RMS enabling high SFDR performance.
Digital output flexibility includes SDR CMOS (14–18 bits), DDR CMOS (14 bits), or serialized CMOS (1- or 2-lane), all operating at up to 250 MHz per pin. The device uses a single 1.8-V AVDD and IOVDD supply, with separate analog/digital ground planes (GND and IOGND) and thermal management via PowerPAD™ connected to PCB ground.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution & Speed | 14-bit, 65 MSPS - enables high-fidelity digitization of IF signals up to 64 MHz while maintaining >12.0 ENOB. |
| Noise Spectral Density | –154.7 dBFS/Hz - achieves ultra-low noise floor critical for detecting weak signals in thermal imaging or spectroscopy. |
| Power Consumption | 84 mW at 65 MSPS - ultra-low power scaling allows battery-operated or thermally constrained designs without sacrificing SNR. |
| Latency | 1 clock cycle - deterministic timing essential for closed-loop control systems and real-time feedback applications. |
| Analog Input Bandwidth | 900 MHz (–3 dB) - supports direct RF sampling of L-band signals and wideband instrumentation inputs. |
| Digital Interface | SDR/DDR/serial CMOS - reduces interconnect count and EMI vs parallel LVDS; supports 250-MHz CMOS data rates. |
| INL / DNL | ±0.6 LSB / ±0.1 LSB - ensures accurate amplitude linearity for calibration-critical applications like power quality analysis. |
| Operating Temperature | –40°C to +105°C - qualified for industrial and automotive under-hood environments without derating. |
Pinout & Package
ADC3543IRSBT is housed in a 40-pin WQFN (RSB) package measuring 5.00 mm × 5.00 mm, with exposed PowerPAD™ for thermal dissipation. The package supports fine-pitch routing and is compatible with standard reflow profiles.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AINP / AINM | Differential analog input | Accepts 2.25-Vpp full-scale differential signal with 0.95-V common-mode; 900-MHz bandwidth enables wideband acquisition. |
| CLKP / CLKM | Differential sampling clock input | Supports 0.5–65 MHz clock; 180-fs aperture jitter preserves SNR and SFDR at high input frequencies. |
| VREF / REFBUF | Reference voltage inputs | VREF accepts 1.6-V external reference; REFBUF enables internal 1.2-V buffered reference with 100-kΩ pull-up to AVDD. |
| D0–D17 / DCLK | CMOS digital output bus | Configurable 14–18 bit SDR/DDR/serial output; DCLK provides synchronous data strobe; supports 250-MHz toggle rates. |
| PDN/SYNC / RESET | Control and synchronization | Hardware reset (active-high, 21-kΩ pull-down); PDN/SYNC enables global power-down and multi-device synchronization. |
| AVDD / IOVDD / GND / IOGND | Power and ground domains | Separate 1.8-V analog/digital supplies and isolated ground pins minimize supply coupling and improve AC performance. |
Key Features
| Feature | Design Value |
|---|---|
| On-chip digital filter with NCO | 32-bit NCO + decimation by 2/4/8/16/32 enables flexible IF translation and bandwidth reduction without FPGA resources. |
| Ultra-low power scaling | Consumes only 84 mW at 65 MSPS and scales linearly down to 35 mW at 10 MSPS - ideal for adaptive-rate systems. |
| Single-supply operation | 1.8-V AVDD and IOVDD simplify power design and eliminate need for multiple rail converters or LDOs. |
| Low-latency data path | 1-clock-cycle latency from sample to first data output enables sub-microsecond control loop response times. |
| Industrial temperature range | Specified from –40°C to +105°C with no performance degradation - suitable for uncooled industrial sensors and edge nodes. |
| Flexible reference architecture | Supports external 1.6-V reference or internal 1.2-V buffered reference, with gain error <0.8%FSR and drift <96 ppm/°C. |
Applications
| Software Defined Radio (SDR) | Industrial Power Quality Monitoring |
|---|---|
|
Use Scenario: Digitizing 0–30 MHz IF signals from wideband tuners in compact SDR base stations or portable spectrum analyzers. IC Role / Device Role / Timing Role: High-speed, low-noise ADC front-end with 900-MHz input bandwidth and 1-clock latency for real-time FFT processing. Use Value: Enables 14-bit resolution at 65 MSPS within 84 mW, reducing thermal load and enabling fanless enclosure designs. |
Use Scenario: Capturing transient voltage/current waveforms during grid fault events in DIN-rail-mounted power analyzers. IC Role / Device Role / Timing Role: Precision digitizer with ±0.6 LSB INL and 78 dBFS SNR at 64 MHz, supporting IEC 61000-4-30 Class A compliance. Use Value: Delivers calibrated harmonic analysis up to 31st order with minimal post-processing due to low DNL (±0.1 LSB). |
| Thermal Imaging Systems | Radar Signal Acquisition |
|
Use Scenario: Converting microvolt-level detector outputs from uncooled microbolometer arrays in handheld thermal cameras. IC Role / Device Role / Timing Role: Low-noise ADC with –154.7 dBFS/Hz NSD and 1.8-V single supply, minimizing analog front-end complexity. Use Value: Achieves <50 µK NETD without cryogenic cooling, enabled by ultra-low noise floor and 78 dBFS SNR at 10 MHz. |
Use Scenario: Sampling intermediate-frequency outputs from FMCW radar receivers in automotive ADAS or drone altimeters. IC Role / Device Role / Timing Role: High-linearity ADC with 91 dBFS worst-spur SFDR at 64 MHz, preserving small-target detection in cluttered environments. Use Value: Supports 100+ dB dynamic range required for simultaneous near/far object resolution without AGC-induced distortion. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed, low-power ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADC3542IRSBT | 25-MSPS sampling rate; lower power (46 mW); identical 14-bit resolution, INL, and package. | Better suited for cost-sensitive, lower-bandwidth applications like motor current sensing or basic vibration monitoring. | Select when system bandwidth ≤20 MHz and power budget <50 mW; retains pin compatibility and firmware reuse. |
| ADS4149IRGZT | 14-bit, 250-MSPS; higher power (340 mW); LVDS output; no on-chip decimation or NCO. | Targets wideband communications infrastructure where speed outweighs power constraints and FPGA-based filtering is available. | Choose only if >65 MSPS is mandatory and thermal/power budgets allow; requires redesign of digital interface and layout. |
Compared with ADC3543IRSBT, ADC3542IRSBT offers identical precision and footprint at reduced speed and power, while ADS4149IRGZT trades ultra-low power and integrated DSP for raw speed and wider bandwidth - making ADC3543IRSBT optimal for embedded, thermally constrained, and digitally assisted acquisition systems.
Availability
ADC3543IRSBT is available at Aetrix Electronics and suitable for software-defined radio development, industrial power quality analyzers, thermal imaging modules, and radar signal acquisition systems requiring stable component supply and long-term manufacturability.
Supply support for ADC3543IRSBT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in precision data conversion and low-power system design.
The ADC354x family was designed specifically for ultra-low-power, high-accuracy data acquisition in space-, power-, and thermal-constrained applications - targeting industrial IoT, portable test equipment, and next-generation wireless infrastructure.
FAQ
What is the maximum analog input frequency supported by ADC3543IRSBT?
The ADC3543IRSBT supports a 900-MHz –3-dB analog input bandwidth, enabling direct sampling of signals up to approximately 450 MHz (Nyquist-limited at 65 MSPS). At 64 MHz input frequency, it maintains 78.0 dBFS SNR and 91 dBFS worst-spur SFDR, confirming usable performance well into VHF bands. This makes ADC3543IRSBT suitable for IF sampling in SDR and radar applications without external bandpass filtering.
Does ADC3543IRSBT require external reference components?
ADC3543IRSBT supports both external and internal reference configurations. It accepts a 1.6-V external reference on the VREF pin or uses an internal 1.2-V buffered reference enabled via the REFBUF pin (with 100-kΩ internal pull-up to AVDD). When using the internal reference, gain error is 0.8%FSR and drift is 96 ppm/°C - sufficient for many industrial applications without adding external precision references.
How does the power consumption of ADC3543IRSBT scale with sampling rate?
ADC3543IRSBT features optimized power scaling: it consumes 84 mW at 65 MSPS, dropping to 46 mW at 25 MSPS (ADC3542) and 35 mW at 10 MSPS (ADC3541). This linear scaling is achieved through dynamic bias adjustment and clock-gated circuit blocks. For variable-rate systems, firmware can throttle the sampling clock to reduce power proportionally without changing hardware or layout.
Can ADC3543IRSBT interface directly with an FPGA using CMOS logic levels?
Yes, ADC3543IRSBT provides native SDR and DDR CMOS digital outputs compatible with 1.8-V FPGA I/O banks. Its D0–D17 data lines and DCLK output operate at 250 MHz with VOH ≥ IOVDD – 0.1 V and VOL ≤ 0.1 V under 400-µA load. No level-shifting is required when interfacing with Xilinx Artix-7 or Intel Cyclone V devices configured for 1.8-V LVCMOS standards.
What is the latency of ADC3543IRSBT and how is it affected by digital filtering?
ADC3543IRSBT has a base latency of 1 clock cycle from analog input to first data output. When on-chip decimation is enabled, additional latency is introduced: +21 cycles for real ×2 decimation, +22 for complex ×2, and +23 cycles for ×4/8/16/32. This deterministic, register-configurable latency allows precise timing alignment in synchronized multi-channel systems - critical for beamforming and phase-coherent acquisition.
ADC3543IRSBT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 40-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 14
- Sampling Rate (Per Second):
- 65M
- Number of Inputs:
- 1
- Input Type:
- Differential, Single Ended
- Data Interface:
- Serial, SPI
- Configuration:
- ADC
- Ratio - S/H:ADC:
- 0:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 1.75V ~ 1.85V
- Voltage - Supply, Digital:
- 1.75V ~ 1.85V
- Features:
- -
- Operating Temperature:
- -40°C ~ 105°C
- Supplier Device Package:
- 40-WQFN (5x5)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
ADC3543IRSBT FAQ
1.How can I place an order for ADC3543IRSBT through Aetrix?
Please submit a Request for Quotation (RFQ) for ADC3543IRSBT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADC3543IRSBT reliable?
The price and inventory of ADC3543IRSBT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADC3543IRSBT is usually 5 days.
3.What payment methods are accepted for ADC3543IRSBT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADC3543IRSBT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADC3543IRSBT?
ADC3543IRSBT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADC3543IRSBT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADC3543IRSBT?
For technical support, including ADC3543IRSBT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADC3543IRSBT requirements.
6.How does Aetrix verify that ADC3543IRSBT is sourced from the original manufacturer or authorized distributors?
All ADC3543IRSBT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADC3543IRSBT meets industry standards.
7.What is the process for return or replacement of ADC3543IRSBT?
All ADC3543IRSBT units undergo pre-shipment inspection (PSI). If there is an issue with ADC3543IRSBT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADC3543IRSBT part is unused and in its original packaging.
Return procedure for ADC3543IRSBT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADC3543IRSBT Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

