Texas Instruments ADC3641IRSBR
- Part No.:
- ADC3641IRSBR
- Manufacturer:
- Texas Instruments
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 40-WFQFN Exposed Pad
- Datasheet:
-
ADC3641IRSBR.pdf
- Description:
- DUAL-CHANNEL, 14-BIT, 10-MSPS, L
- Quantity:
- Payment:

- Shipping:

Inventory:3,471
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADC3641IRSBR from Texas Instruments is a 14-bit, dual-channel, 10-MSPS analog-to-digital converter optimized for low-noise, ultra-low-power operation in industrial and instrumentation systems. It delivers –155 dBFS/Hz noise spectral density, ±0.6 LSB INL, 79.0 dBFS SNR at 5 MHz input, and 1-clock-cycle latency with single 1.8-V supply - enabling high-precision data acquisition in thermal imaging and power quality monitoring.
For engineers reviewing the ADC3641IRSBR datasheet, ADC3641IRSBR pinout, ADC3641IRSBR application, or ADC3641IRSBR equivalent, this page provides verified specifications, validated package mapping, confirmed dual-channel timing behavior, real-world spectral performance at 10 MSPS, and two technically documented alternative parts for design flexibility.
Technical Context
The ADC3641IRSBR implements a fully differential pipeline architecture with on-chip 1.6-V reference support and configurable external reference input (VREF/REFBUF). Its analog front-end supports 900-MHz input bandwidth and 0.95-V common-mode output (VCM), while digital outputs use DDR CMOS or serialized CMOS interfaces with programmable decimation (×2 to ×32) and 32-bit NCO.
It operates across –40°C to +105°C with 29 mW/channel power consumption at 10 MSPS, scaling linearly with sample rate. Latency is fixed at one sampling clock cycle for DDR CMOS mode, and it supports hardware reset (RESET), synchronization (PDN/SYNC), and SPI configuration via SCLK/SDIO/SEN pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution & Speed | 14-bit, 10-MSPS dual-channel sampling - enables precise digitization of slow-varying sensor signals without missing codes. |
| Noise Spectral Density | –155 dBFS/Hz - ensures sub-μV RMS noise floor for high-dynamic-range measurements in low-amplitude applications. |
| DC Accuracy | ±0.6 LSB INL, ±0.2 LSB DNL - guarantees monotonicity and <0.01% full-scale linearity error over temperature. |
| AC Performance (fIN = 5 MHz) | 79.0 dBFS SNR, 93-dBc SFDR (HD2/HD3), 101-dBFS worst spur - supports clean IF sampling up to Nyquist. |
| Power Consumption | 29 mW/channel at 10 MSPS - reduces thermal load and simplifies power delivery in space-constrained modules. |
| Supply & Temp Range | Single 1.8-V AVDD/IOVDD; –40°C to +105°C industrial grade - eliminates dual-supply complexity and enables deployment in harsh environments. |
| Digital Interface | DDR CMOS or serial CMOS (1-/2-wire) with DCLK/DAx/DBx outputs - offers layout flexibility and scalable pin count for FPGA or ASIC interfacing. |
Pinout & Package
The ADC3641IRSBR is housed in a 40-pin VQFN (RSB) package measuring 5.00 mm × 5.00 mm with exposed thermal pad. Pin functions are validated per TI SBAS886A Rev. A (May 2022).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AINP / AINM BINP / BINM |
Differential analog inputs (Ch A & Ch B) | Accepts 2.25-Vpp full-scale differential signal with 0.95-V common-mode; supports >900-MHz analog bandwidth. |
| CLKP / CLKM | Differential sampling clock input | Accepts 0.5–65-MHz LVDS-compatible clock; aperture jitter ≤180 fs enables high ENOB at Nyquist. |
| VREF / REFBUF | Reference voltage inputs | VREF accepts 1.6-V external reference; REFBUF configures internal 1.6-V buffer with 100-kΩ pull-up to AVDD. |
| DA0–DA6 / DB0–DB6 | CMOS digital data outputs | DDR or serialized parallel outputs; DA1/DB1 serve as FCLK/DCLKIN in serialized modes per SPI configuration. |
| PDN/SYNC / RESET | Control inputs | Active-high power-down/sync and hardware reset with internal 21-kΩ pull-down resistors - no external bias required. |
| AVDD / IOVDD / GND / IOGND | Power and ground terminals | Separate analog/digital supplies (1.8 V each); dedicated IOGND minimizes digital switching noise coupling into analog path. |
Key Features
| Feature | Design Value |
|---|---|
| On-chip digital decimation filter | Configurable ×2/×4/×8/×16/×32 real or complex decimation - reduces output data rate and FPGA resource usage without external DSP. |
| Ultra-low latency | 1 clock cycle (DDR CMOS) - enables real-time closed-loop control with deterministic timing for high-speed feedback systems. |
| Flexible reference architecture | Internal 1.6-V bandgap or external 1.2/1.6-V reference - allows trade-off between system BOM cost and reference stability requirements. |
| Industrial temperature operation | –40°C to +105°C junction range - qualified for deployment in motor drives, grid sensors, and outdoor instrumentation without derating. |
| Low EMI digital interface | DDR CMOS with controlled slew-rate outputs and separate IOVDD/IOGND - suppresses radiated emissions in mixed-signal PCB layouts. |
Applications
| Thermal Imaging Sensor Interface | Power Quality Analyzer Front-End |
|---|---|
|
Use Scenario: Digitizing low-amplitude, low-frequency IR detector outputs in handheld thermal cameras. IC Role / Device Role / Timing Role: Dual-channel simultaneous sampling captures correlated pixel data with matched gain/phase response. Use Value: 79.0 dBFS SNR and –155 dBFS/Hz NSD resolve <100 μK temperature differences; 29 mW/ch enables battery-powered operation. |
Use Scenario: Capturing voltage/current waveforms in DIN-rail mounted power monitors for harmonic analysis. IC Role / Device Role / Timing Role: High-precision ADC front-end synchronizing with isolation amplifiers and metrology-grade current shunts. Use Value: ±0.6 LSB INL ensures <0.1% energy measurement accuracy; 10-MSPS rate supports 50/60-Hz + 50th-harmonic capture. |
| High-Speed Industrial Control Loop | Portable Spectrum Analyzer Signal Chain |
|
Use Scenario: Real-time position/force feedback in servo drives requiring sub-microsecond loop closure. IC Role / Device Role / Timing Role: Low-latency ADC feeding FPGA-based PID engine with deterministic 1-cycle delay. Use Value: 1-clock-cycle latency enables >500-kHz control bandwidth; DDR CMOS interface sustains 20-MHz data throughput. |
Use Scenario: Digitizing IF signals in handheld RF analyzers covering 1–100 MHz spectrum with portable form factor. IC Role / Device Role / Timing Role: Dual-channel ADC supporting I/Q demodulation with matched channel gain/phase tracking. Use Value: 93-dBc SFDR (HD2/HD3) and 101-dBFS worst spur enable –100 dBc spurious-free dynamic range; 5-mm QFN eases RF shielding integration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel, 14-bit, low-power ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADC3642IRSBR | 25-MSPS sampling rate; higher power (42 mA AVDD at 25 MSPS); identical pinout and feature set. | Better suited for medium-bandwidth applications like sonar pulse capture or mid-speed motor control where 10-MSPS is insufficient. | Select ADC3642IRSBR when system requires >10-MSPS sustained sampling without changing PCB layout or firmware interface logic. |
| ADS131M04IPBSR | 24-bit delta-sigma, 64-kSPS max; integrated PGA and diagnostic features; SPI-only interface; no DDR/serialized CMOS. | Targeted at high-precision DC/low-frequency measurements (e.g., strain gauges, RTDs), not wideband AC signal capture. | Choose ADS131M04IPBSR only for sub-Hz to ~10-kHz applications demanding 24-bit resolution and built-in fault detection - not as a speed or interface substitute. |
Compared with ADC3642IRSBR, the ADC3641IRSBR trades 15-MSPS headroom for 30% lower power and tighter thermal envelope; versus ADS131M04IPBSR, it delivers 1000× higher sample rate and true AC-coupled wideband performance but lacks on-chip PGA and diagnostics.
Availability
ADC3641IRSBR is available at Aetrix Electronics and suitable for thermal imaging sensor interfaces, power quality analyzers, and high-speed industrial control loops requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for ADC3641IRSBR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in precision data converters and industrial signal chains.
The ADC364x family was designed specifically for low-power, high-fidelity dual-channel digitization in space- and energy-constrained industrial systems - balancing noise performance, latency, and thermal efficiency without sacrificing DC or AC accuracy.
FAQ
What is the maximum input frequency supported by the ADC3641IRSBR analog front-end?
The ADC3641IRSBR analog input bandwidth is specified at 900 MHz (–3 dB), enabling faithful digitization of signals up to Nyquist (5 MHz at 10 MSPS) with minimal amplitude roll-off. This bandwidth supports clean sampling of harmonics and fast transients in power quality and control applications, and is validated across the full –40°C to +105°C temperature range per SBAS886A.
Does the ADC3641IRSBR require an external reference, or can it operate with its internal reference?
The ADC3641IRSBR supports both internal and external reference configurations. Its internal 1.6-V bandgap reference is enabled by default and requires no external components; alternatively, a 1.6-V external reference can be applied to VREF, or a 1.2-V source to REFBUF for improved stability. Reference selection is configured via SPI register settings, and both options are fully characterized across temperature.
How does the power consumption of ADC3641IRSBR scale with sampling rate?
ADC3641IRSBR power scales linearly: 29 mW per channel at 10 MSPS, rising to 72 mW per channel at 65 MSPS. At its rated 10 MSPS, total typical power is 58 mW (27 mA AVDD + 5 mA IOVDD), making it among the lowest-power 14-bit dual ADCs in its class - ideal for thermally constrained or battery-operated systems where ADC3641IRSBR is deployed.
Is the ADC3641IRSBR pin-compatible with other members of the ADC364x family?
Yes, ADC3641IRSBR is pin-to-pin compatible with ADC3642IRSBR and ADC3643IRSBR in the same 40-pin VQFN (RSB) package. All share identical pin functions, power domains, and interface signaling - allowing hardware reuse across speed grades. Firmware must be updated to match the target device's timing and register map, but PCB layout and passive components remain unchanged.
What digital interface modes does the ADC3641IRSBR support, and how do they affect latency?
ADC3641IRSBR supports DDR CMOS (1-cycle latency), serialized 2-wire CMOS (2-cycle latency), and serialized 1-wire/1/2-wire CMOS (1-cycle latency). DDR mode uses all DAx/DBx pins for parallel output; serialized modes reduce pin count using DCLKIN and time-multiplexed data on DA1/DB1. Latency values are fixed per mode and documented in Section 6.10 of the ADC3641IRSBR datasheet.
ADC3641IRSBR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- ADC364x
- Package/Case:
- 40-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 14
- Sampling Rate (Per Second):
- 10M
- Number of Inputs:
- 2
- Input Type:
- Differential
- Data Interface:
- Serial
- Configuration:
- ADC
- Ratio - S/H:ADC:
- 0:2
- Number of A/D Converters:
- 2
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 1.75V ~ 1.85V
- Voltage - Supply, Digital:
- 1.75V ~ 1.85V
- Features:
- -
- Operating Temperature:
- -40°C ~ 105°C
- Supplier Device Package:
- 40-WQFN (5x5)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
ADC3641IRSBR FAQ
1.How can I place an order for ADC3641IRSBR through Aetrix?
Please submit a Request for Quotation (RFQ) for ADC3641IRSBR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADC3641IRSBR reliable?
The price and inventory of ADC3641IRSBR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADC3641IRSBR is usually 5 days.
3.What payment methods are accepted for ADC3641IRSBR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADC3641IRSBR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADC3641IRSBR?
ADC3641IRSBR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADC3641IRSBR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADC3641IRSBR?
For technical support, including ADC3641IRSBR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADC3641IRSBR requirements.
6.How does Aetrix verify that ADC3641IRSBR is sourced from the original manufacturer or authorized distributors?
All ADC3641IRSBR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADC3641IRSBR meets industry standards.
7.What is the process for return or replacement of ADC3641IRSBR?
All ADC3641IRSBR units undergo pre-shipment inspection (PSI). If there is an issue with ADC3641IRSBR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADC3641IRSBR part is unused and in its original packaging.
Return procedure for ADC3641IRSBR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADC3641IRSBR Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

