Texas Instruments ADC3643EVM
- Part No.:
- ADC3643EVM
- Manufacturer:
- Texas Instruments
- Package:
- Datasheet:
-
ADC3643EVM.pdf
- Description:
- DUAL, 14-BIT, 1-MSPS TO 65-MSPS,
- Quantity:
- Payment:

- Shipping:

Inventory:4,361
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADC3643EVM from Texas Instruments is an evaluation module designed to characterize the ADC3643 - a 2-channel, 14-bit, 65 MSPS analog-to-digital converter with serial LVCMOS output interface and integrated decimation filter. It supports AC-coupled single-ended or differential analog inputs via onboard balun, external sampling clock input (65 MHz), and DCLKIN (227.5 MHz) for data capture control in DDC-bypass mode. The EVM enables lab-based dynamic performance validation for high-speed data acquisition systems.
For engineers reviewing the ADC3643EVM datasheet, ADC3643EVM pinout, ADC3643EVM application, or ADC3643EVM equivalent, this page delivers verified hardware setup requirements, software toolchain integration (HSDC Pro + ADC36xxEVM GUI), FPGA capture coordination via TSWDC155EVM, and precise signal generator configuration (65 MHz CLK, 5.135 MHz analog tone, 227.5 MHz DCLK) needed to replicate TI's published FFT and SNR measurements.
Technical Context
The ADC3643EVM implements a fixed-hardware interface between the ADC3643 and the TSWDC155EVM FPGA capture board via FMC connector, enabling real-time digitized data streaming over USB-C–controlled configuration. It uses onboard power regulation from a 12 V DC jack and supports flexible ADC configuration through USB-C or FMC-hosted control signals.
Signal integrity is maintained using SMA-connected, bandpass-filtered analog input (5 MHz), sampling clock (65 MHz), and DCLKIN (227.5 MHz) paths - all referenced to a common 10 MHz system clock. The EVM defaults to single-ended analog input on CHAp (J7) and CHBp (J9), with optional differential operation enabled by balun selection and jumper reconfiguration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Evaluated Device | ADC3643: dual-channel, 14-bit, 65 MSPS SAR ADC with LVCMOS digital output |
| Analog Input Path | AC-coupled via onboard balun; supports single-ended (CHAp/J7, CHBp/J9) or differential modes |
| Sampling Clock Input | SMA connector J5; requires 65 MHz, +10 dBm, 50 Ω source with 65 MHz bandpass filter |
| DCLKIN Frequency | 227.5 MHz for 14-bit, 2-wire, DDC-bypass mode - sets parallel data rate to FPGA |
| Power Supply | 12 V DC input via barrel jack; onboard regulation supplies ADC, FPGA interface, and bias circuitry |
| Host Interface | FMC connector for TSWDC155EVM; USB-C (J3) for configuration and firmware loading |
| Software Stack | ADC36xxEVM GUI + HSDC Pro + Vivado Lab Solutions required for full FFT, SFDR, and ENOB analysis |
Availability
ADC3643EVM is available at Aetrix Electronics and suitable for software-defined radio prototyping, communications infrastructure testing, spectrum analyzer development, and medical imaging front-end validation requiring stable component supply and full evaluation ecosystem support.
Supply support for ADC3643EVM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, specializing in analog, embedded processing, and high-speed data conversion technologies for industrial, automotive, and communications markets.
The ADC3643EVM belongs to TI's ADC36xx evaluation platform family, engineered specifically to accelerate characterization and system integration of low-noise, low-power, high-resolution dual-channel ADCs used in wideband signal acquisition applications.
FAQ
What is the ADC3643EVM used for?
The ADC3643EVM is used to evaluate the ADC3643 - a 2-channel, 14-bit, 65 MSPS analog-to-digital converter - under real-world signal conditions. It enables engineers to measure dynamic performance metrics including SNR, SFDR, and ENOB using TI's HSDC Pro software and TSWDC155EVM FPGA capture board. The ADC3643EVM supports both single-ended and differential analog input configurations, making it suitable for RF receiver chain validation and high-fidelity data acquisition prototyping.
Which ADC devices does the ADC3643EVM support beyond the ADC3643?
In addition to the ADC3643, the ADC3643EVM is explicitly validated to evaluate the ADC3642 (14-bit, 25 MSPS) and ADC3641 (14-bit, 10 MSPS), as confirmed in Table 1-4 of the official user's guide. All three devices share identical pinout, interface protocol, and power architecture, allowing the same EVM hardware to be reconfigured via software and jumper settings to match each device's sample rate and decimation mode.
What external hardware is required to operate the ADC3643EVM?
To operate the ADC3643EVM, you must provide: a TSWDC155EVM data capture board; three low-phase-noise signal generators (for analog input, sampling clock, and DCLKIN); two bandpass filters (5 MHz and 65 MHz); a 12 V/1 A power supply; and a Windows 10/11 PC. The ADC3643EVM itself includes only the evaluation PCB, DC jack cable, USB-C cable, and JTAG dongle - no signal sources or capture hardware are included.
How is the ADC3643EVM configured for different operating modes?
The ADC3643EVM is configured via physical jumpers and switches: SW1 selects 12 V power source; SW2 chooses USB or FMC for communication; SW3 selects SMA or FMC for DCLKIN; SW5 and J13 set internal reference voltage; and J12 controls PDN/SYNC state. Configuration is finalized in software using the ADC36xxEVM GUI, which calculates and validates DCLK frequency (227.5 MHz for ADC3643), programs the ADC registers, and loads FPGA firmware onto the TSWDC155EVM.
Does the ADC3643EVM include design files and schematics?
Yes, complete hardware design files - including schematics, PCB layout (Gerber), and bill of materials (BOM) - are publicly available on the official Texas Instruments product page for ADC3643EVM. These files are provided under TI's standard evaluation module license and may be used for derivative design, failure analysis, or custom signal path optimization, subject to TI's terms for EVM reuse.
ADC3643EVM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Packaging:
- Box
- Product Status:
- Active
- Number of A/D Converters:
- 2
- Number of Bits:
- 14
- Sampling Rate (Per Second):
- 125M
- Data Interface:
- Parallel, Serial
- Input Range:
- -
- Power (Typ) @ Conditions:
- -
- Utilized IC / Part:
- ADC3643
- Contents:
- Board(s), Cable(s)
ADC3643EVM FAQ
1.How can I place an order for ADC3643EVM through Aetrix?
Please submit a Request for Quotation (RFQ) for ADC3643EVM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADC3643EVM reliable?
The price and inventory of ADC3643EVM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADC3643EVM is usually 5 days.
3.What payment methods are accepted for ADC3643EVM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADC3643EVM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADC3643EVM?
ADC3643EVM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADC3643EVM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADC3643EVM?
For technical support, including ADC3643EVM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADC3643EVM requirements.
6.How does Aetrix verify that ADC3643EVM is sourced from the original manufacturer or authorized distributors?
All ADC3643EVM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADC3643EVM meets industry standards.
7.What is the process for return or replacement of ADC3643EVM?
All ADC3643EVM units undergo pre-shipment inspection (PSI). If there is an issue with ADC3643EVM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADC3643EVM part is unused and in its original packaging.
Return procedure for ADC3643EVM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADC3643EVM Tags

-
1083
Adafruit Industries LLC

-
1085
Adafruit Industries LLC

-
ADS7038Q1EVM-PDK
Texas Instruments

-
ADS8688EVM-PDK
Texas Instruments

-
EVAL-AD7606C18FMCZ
Analog Devices Inc.

-
ADS1232REF
Texas Instruments

-
EVAL-AD4134FMCZ
Analog Devices Inc.

-
EVAL-AD7768FMCZ
Analog Devices Inc.

-
ADC128S102EVM
Texas Instruments

-
ADS124S08EVM
Texas Instruments

-
ADC6140EVM-PDK
Texas Instruments

-
ADS7066EVM-PDK
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

